Architecture of a Network-in-the-Loop Environment for Characterizing AC Power-System Behavior

Andrew J. Roscoe, Andrew Mackay, Graeme M. Burt, Member, IEEE, and J. R. McDonald, Member, IEEE

Abstract—This paper describes the method by which a large hardware-in-the-loop environment has been realized for three-phase ac power systems. The environment allows an entire laboratory power-network topology (generators, loads, controls, protection devices, and switches) to be placed in the loop of a large power-network simulation. The system is realized by using a real-time power-network simulator, which interacts with the hardware via the indirect control of a large synchronous generator and by measuring currents flowing from its terminals. These measured currents are injected into the simulation via current sources to close the loop. This paper describes the system architecture and, most importantly, the calibration methodologies which have been developed to overcome measurement and loop latencies. A key issue is the delay introduced in the interaction between the digitally simulated network and the physical hardware in the hardware network. Generally, the minimum delay possible is restricted by the timeframe of the digital simulation. This is known as power HIL (PHIL) simulation.

Index Terms—Calibration, digital control, electric variable measurement, power-system protection, power-system security, power-system simulation, power-system stability, real-time systems.

NOMENCLATURE

- $I_G$: Vector of three-phase currents from 80 kVA generator.
- $I_N$: Vector of three-phase currents flowing into hardware.
- $K_f$: Feedforward control gain (normally one) for throttle.
- $K_e$: Frequency target offset per radian of phase-tracking error.
- $t_C$: Interface delay time which needs to be calibrated.
- $V_N$: Vector of three-phase voltages at shared node in hardware.
- $V_N^*$: Vector of three-phase voltages at shared node in simulation.

I. INTRODUCTION

The use of hardware-in-the-loop (HIL) digital simulation for the testing of power equipment has increased in popularity over recent years. A key enabler of this is the availability of computing power necessary to simulate power systems in real time, with the fidelity required to simulate transient phenomena in power systems. Traditionally, HIL simulation has been used for the testing of secondary power equipment such as protection relays and controllers for machines and converters [1]–[7].

A key aspiration, however, is to couple entire electrical networks in hardware to digital models of other electrical networks running in real time. The hardware network might contain many generators, loads, cables, transmission lines, and transformers. The simulated network might be even more complex or might be a very simple network such as an infinite bus or a large single generator. The construction of such a system allows sections of power systems to be constructed in hardware and to simulations of larger power networks which cannot be implemented in hardware due to constraints of time, cost, and space. The results from experiments performed on such a system have high credibility due to the use of actual hardware and control systems wherever possible. For example, the works of [8]–[11] could be further verified by installing the proposed hardware (several photovoltaic inverters with controllers, diesel generators and/or battery storage, loads, etc.) in the laboratory at the multikilowatt scale and coupling them to a simulation of the distribution grid at a suitable point of common coupling. The proposed hardware network can then be subjected to simulations of grid perturbations, faults, etc., and the desired response is verified. Such a step represents a sensible final test of a prototype power system before deployment in the real world.

Achieving such a goal requires a specialized interface to “transfer” power and maintain the conservation of energy between the simulated network and the hardware network. This interface must emulate the simulated model at the point where the hardware is connected. Generally, a controllable power supply is needed where the current and voltage output can be set. This is known as power HIL (PHIL) simulation.

The characterization of the restrictions for stable PHIL must be highlighted. A key issue is the delay introduced in the interface between the digitally simulated network and the physical hardware network. Generally, the minimum delay possible is restricted by the timeframe of the digital simulation. This is generally in the region of 10–100 μs in a dynamic electromagnetic simulation; for example, the default time frame for...
network simulations on the real-time digital simulator (RTDS) [12] system is 50 μs.

There are methods for reducing errors caused by the interface delay by adding additional components in simulation to compensate for the delay. This may be a transmission line model, using the Bergeron traveling wave method, or a transformer. This is a recommended method for use with the RTDS [13]. However, there are limits to this. The compensating component must have the parameters that will compensate for the delay. If a transmission line is used, the minimum length of the line is restricted by the size of the time delay. Similarly, if a transformer is used, the minimum reactance of the transformer is restricted. There have been efforts to minimize this restriction. Verma et al. [14] demonstrate a method for utilizing shorter lines to interface the hardware and software. These techniques still require the introduction of additional components into the simulated network. This may not be ideal in certain networks. For example, real marine power systems have low impedance; therefore, adding such artificial components can degrade the accuracy of dynamic studies or fault studies on these networks.

Wu et al. propose a solution to the error caused by this time delay by representing the hardware-under-test (HUT) with a linear time-varying first-order system to predict the behavior of the HUT [15]. Results show that this can reduce the error introduced by the delay, although, in the example used, the HUT is a first-order resistor/inductor circuit. This technique may not be as effective for more complex networks with nonlinear components.

Other constraints for PHIL must also be considered such as measurement accuracy and interface dynamics. Ayasun et al. suggest a system to evaluate the performance of the interface by categorizing parameters required such as latency and measurement accuracy [16]. Ren et al. [17] highlight the stability issues that become inherent in PHIL simulation and assess the effectiveness of several interfacing techniques, highlighting the strengths and weaknesses of each.

There are few test facilities available that have capabilities of PHIL simulation with primary hardware. The Centre for Advanced Power Systems facility in Florida State University has the capability to test 5 MW machines [18], wind energy systems [19], and drive controllers [20] and run complex all-electric ship models in real time [21] using several RTDS systems in parallel operation.

The University of Newcastle-Upon-Tyne has also reported the capability of PHIL with the development of a 145 kW virtual power system [22].

PHIL simulation generally relies on high-powered controllable sources to interface the hardware and emulate the software network. A solid-state inverter is typically used, but this requires expensive high-powered components and a custom control system. Depending on the study, it may also need refined voltage or current resolution. The method presented in this paper relies on the control of a synchronous generator as the interface between the hardware and software components of the network (see Section II). This is particularly suited for simulating balanced three-phase systems with low dynamic changes, since hardware capacitive/inductive filters at the interface for improving total harmonic distortion (THD) are not required.

In the method described, no artificial components are introduced to the simulated network to compensate for the interface delay. Instead, interface delay compensation is dealt with by introducing a new “phase advance” calibration. This technique is not specific to the synchronous generator method described here and could equally be applied to an inverter-based interface. In addition, since the laboratory is a large power network with many devices, substantial care must be taken with all voltage and current measurements to ensure that their amplitude and phase accuracies are acceptable. This paper describes the optimized calibration methodologies which have been developed to account for varying performance across many hardware measurement channels, including the effects of antialiasing filters and analog-to-digital converter (ADC) skews. These calibrations are described in detail in Section III. Section IV follows to describe the control of the synchronous generator. Finally, the performance of the entire PHIL system, when perturbed by dynamic load changes within both simulation and hardware, is demonstrated in Section V. Conclusions and further work opportunities are summarized in Section VI.

II. ARCHITECTURE OVERVIEW AND PRINCIPLE

The system architecture consists of a simulated power network and a real hardware network under test (HUT) in the laboratory (Fig. 1). The two networks are coupled together via a shared three-phase node which exists both in simulation and hardware. In the hardware, the node voltages \( V_N \) are forced at the terminals of a large (80 kVA) three-phase synchronous generator, which is directly coupled to a resistive load bank set to approximately 10–20 kW. The load magnitude is not critical but must be sufficient to enable the sinking of the power or negative rates of change of frequency (ROCOF) required by the simulation scenarios. An injection of power or positive ROCOF is provided by a 67 kW dc motor coupled to a fast-responding active rectifier which allows tight control. The inertia of the combined motor-generator set is approximately \( H = 1.0 \) p.u.

The excitation for the generator is via a small solid-state motor-drive card which supplies the rotor field within a fixed-speed dynamo, whose stator, in turn, connects to the generator field.

![Fig. 1. Closing the loop between simulation and hardware.](Image)
This system was originally installed to mimic a generator installation at the multimegawatt scale.

The voltages at the generator/load-bank terminals are driven, as accurately as can be achieved, to match the simulated nodal voltages at the shared node in real time. This causes currents \( I_N \) to flow in the laboratory network (HUT). The hardware can consist of cables, switches, impedances, generators (synchronous, induction, inverter, etc.), or loads (static resistive, static reactive, induction, etc.). This, in turn, causes frequency, voltage, and power-flow fluctuations in these hardware elements. Microgrid management algorithms which control parts of the laboratory power network may also react by adjusting controls, switches, loads, or generators in real time. The closure of the simulation loop is achieved by measuring the three-phase currents \( I_N \). These three current measurements are then passed back to the simulation, where they are injected at the shared node by using three single-phase current-source elements.

### A. Architecture Details

The network simulation is carried out on an RTDS simulator [12], which operates with a 50 \( \mu \)s frame time. This uses the RSCAD [23] simulation environment. This simulation resource is two floors distant from the laboratory hardware and the machine controls. The laboratory hardware, including the machine controls for the 80 kVA motor–generator set, is controlled using a real-time-system (RTS) controller [24], which is a multiprocessor VERSA-module Europe (VME) based system, operating at a 2000 \( \mu \)s fundamental frame time with ADC sampling and digital prefiltering at 666.66 \( \mu \)s. The RTS controller can be programmed via MATLAB Simulink (using the Real-Time Workshop extension) which makes it suitable for the rapid prototyping and implementation of novel power-system control and protection schemes [3]. The RTS controller is situated locally to the laboratory hardware, since it has many hardwired instrumentation connections to the hardware. This hybrid use of the RTDS simulator and the RTS controller results in some communication overhead, but allows the different strengths of each of these two devices to be best used.

### B. Instrumentation and Communication

The measurement of \( V_N \), which is the voltage at the shared node, is done by using a three-phase voltage transformer (VT). The measurement of the currents \( I_N \) and \( I_G \) is done using current transformers (CTs) burdened with suitable resistances. In all cases, shielded treble twisted-pair cable sets are used to bring the signals to the RTS controller \( (V_N \) and \( I_G) \) and RTDS simulator \( (I_N) \), via suitable scaling, isolation, and antialiasing filtering. The measurement \( I_G \) is not directly required for the HIL system but is used for the feedforward control of the 80 kVA drive, described in Section IV. At the RTS controller and RTDS simulator, the signals are sampled using ADCs. A nontrivial stage is the passing of data from the RTDS simulator to the RTS controller. These data consist of the three-phase voltage set \( V_N^* \) which the RTDS simulation wishes to force at the shared node. This passing of data is required because the simulation and control functions have been split between the RTDS simulator and RTS controller.

It was considered to implement this control digitally via an optical link, and this may eventually prove to be a better system due to lower calibration and noise errors. In the present implementation, however, the simulated three-phase voltage set \( V_N^* \) at the shared node in the simulation is simply passed using analog voltages. The signals pass from three digital-to-analog converters (DACs) at the RTDS simulator via a shielded treble twisted-pair cable set to the RTS controller where they are resampled on three unfiltered ADCs.

Comprehensive data logging is carried out using the RTS controller infrastructure. The results of the simulation on the RTDS can also be captured. Matching the two sets of data together after test runs presently requires some degree of manual intervention since there is currently no synchronized clock information between the RTS and RTDS data sets.

### III. Calibration and Loop Latency

Referring to Fig. 1, there are three important latency mechanisms which need to be understood. These mechanisms are described next. The second and third mechanisms must be carefully accounted for via calibrations.

First, there is an overall loop latency which includes the RTS processing/measurement time, 80 kVA generator response time, and RTDS processing time. The processing loop latency is on the order of 3000–6000 \( \mu \)s, dominated by a time of \( 1 \frac{1}{2} \)–3 frames for the RTS controller to sample, process, and output its results. This time is of little consequence being on the order of 15% of one cycle at 50 Hz. The signal measurement algorithms within the RTS controller average over \( 1 \frac{1}{2} \)–2 cycles for amplitude and phase measurements and five cycles for measuring frequency, adding up to \(~50\) ms to the complete response time. These measurement algorithms have been optimized to minimize noise and ripple in the presence of interference and THD during laboratory experiments, and there is scope to reduce these times for use specifically in the PHIL application. Of most significance is the generator response time to torque and field controls, which dominates the loop latency. The generator response time thus sets limits on the ROCOF rate (hertz per second) and voltage slew rate (volts per second) which can be accurately tracked by the hardware. These limits are demonstrated in Section V.

The second mechanism involves the amplitude and time/phase calibrations of all the signals sampled on the RTS controller. Ideally, all these signals would be sampled on identical ADC channels with identical instrumentation and antialiasing filters, with all ADCs read at the exact same instant in time. In practice, due to the number of ADC channels used by the RTS controller for these (and other) applications, the measurements are spread over different ADC cards which are read at different times. In addition, some of the ADC cards contain 64 multiplexed channels with a 10 \( \mu \)s channel–channel relative skew over up to 64 channels (640 \( \mu \)s of total read time). Furthermore, several different antialiasing filter designs have been installed over time due to legacy work carried out in the laboratory. This is tolerable, although it is useful (and
sensible) if a common filter design is used for each group of three or six channels (voltages, currents, or voltages and currents) since this simplifies the calibration implementation and Fourier/sequence/power-flow analysis. The sets of three or six measurements should also be made on adjacent ADC channels to minimize the timing skew within the sets.

Fortunately, because the timings of the ADC reads are repeatable on a frame-by-frame basis and because the designs of the antialiasing filters are known, it is possible to calculate and implement calibrations for amplitude and time/phase on all channels. This process has been developed and optimized for the PHIL application, both for accuracy and minimization of computational effort. The steps are as follows.

1) Calculate the amplitude attenuations at the system frequency due to antialias filter characteristics and correct each ADC reading by linear multiplication.

2) To account for the relative ADC channel–channel time skews within each set of three (voltages or currents) or six (voltages and currents) readings, the sample sets can be corrected in the time domain by using a second-order interpolation technique optimized from [25], using the most recent three samples. A simpler first-order technique was considered but this introduces small attenuations to the signals which would require correction using additional amplitude calibrations. The interpolation delays the signals by very small amounts in a staggered manner so that all readings appear coherent within each set (but not necessarily between sets). Normally, the maximum relative skews within sets are only on the order of 20 µs for sets of three readings or 50 µs for sets of six readings, which represent small delays within a 2000 µs frame. Carrying out this correction in the time domain for the sets of three or six readings allows a significant reduction in the subsequent computational effort when carrying out sequence and power-flow analysis, by reducing the number of trigonometric functions required for those stages. On each channel, the procedure calculates

\[ k_0 = y_{-1}, \quad k_1 = \frac{(y_0 - y_{-2})}{2}, \quad k_2 = \frac{(y_0 + y_{-2})}{2} - y_{-1} \]

where \( y_0, y_{-1}, \) and \( y_{-2} \) are the most recent, previous, and oldest samples, respectively. Then, the reading can be made coherent with other channels by calculating

\[ x = 1 - \frac{t_{\text{Lag}}}{T_s}, \quad y = k_2x^2 + k_1x + k_0 \]

where \( t_{\text{Lag}} \) for each channel is the small required time offset to bring each channel into coherence with all the others in the set and \( T_s \) is the frame time.

3) Carry out Fourier, sequence, and power-flow analyses, using algorithms optimized for accuracy and computational speed, using minimal calculations of trigonometric functions by careful reuse of such calculations [26], [27].

4) Apply overall gross phase lag corrections due to antialias filter lags and overall relative ADC timings across all ADC cards at the system frequency. These lags can be significant (up to 45° for an antialias filter and 800 µs for overall ADC channel skews across all channels). The gross phase lags are applied by linear addition (in the frequency domain) to the calculated phases of the voltages, currents, and sequences. This finally brings all the results from all the measurement sets to a point where the signal phases can be compared accurately.

The VT, CT, instrumentation circuits, and antialias filters are designed and constructed using fixed 1% tolerance parts throughout (two-pole Sallen–Key filter circuits in the unity-gain configuration proving to be highly effective and repeatable), with overall amplitude accuracy of this order and phase accuracy of approximately 1°. Thus far, this approach has allowed all calibration factors to be calculated theoretically and has avoided the necessity for many time-consuming measurement-based calibrations. The accuracy of the system can be checked against a calibrated third-party device at intervals to validate the performance.

An important item to note is that, if the RTS controller calibrations are successfully implemented, the RTS controller acquires coherent measurements of \( V_N^* \) and \( V_N \) (and \( I_C \)). Thus, the closed-loop nature of the 80 kVA generator control by the RTS controller means that (at steady state) the voltages \( V_N \) can be held exactly in synchronism with the target voltage set \( V_N^* \) provided by the RTDS simulator, to within approximately 1% amplitude and 1° phase.

The third latency mechanism involves the processing delay (interface delay) \( t_C \) within the hardware–RTDS–RTS part of the loop. This delay is small, but it must be accounted for; otherwise, the measured currents \( I_N \) will lag behind those that should ideally arise given the simulated target voltages \( V_N^* \).

As previously mentioned, the time taken to read the values of \( V_N^* \) at the RTS controller does not contribute to this delay, since the \( V_N^* \) and \( V_N \) voltages can be brought to coherence. The processing delay \( t_C \) is thus given by the time taken for the RTDS simulator to measure \( I_N \), process the simulation, and output the result. Propagation delays through the twisted pair lines will account for only a few microseconds (0.33 µs for 100 m in free space). The delay is therefore dominated by the CT phase lag (which might give 55 µs for a 1° lag at 50 Hz), RTDS antialiasing filter (a 1 kHz single-pole low-pass filter was used, giving a 159 µs lag at 50 Hz), RTDS ADC sample time, processing time (at a 50 µs frame time), and DAC output time.

Thus, \( t_C \) might be expected to be in the region of 250–500 µs, bearing in mind that, within the RTDS simulator, the network simulation, controls, ADC reading, and DAC outputs are handled by different processors, and a single 50 µs delay is incurred for each processor–processor communication. This adds several multiples of 50 µs to the nominal 50 µs frame time. The overall delay can be measured and calibrated by adjusting \( t_C \) which introduces a phase advance of \( 2\pi f \cdot t_C \) into the control of the 80 kVA generator (where \( f \) is the frequency, see Fig. 2), such that the power angle (of \( I_N \) relative to \( V_N^* \)) at the shared node becomes the same (within allowed measurement uncertainty bounds) both on the RTS controller measurements and within the RTDS simulation/measurement. In practice, by
this procedure, $t_C$ has been found to be 425 $\mu$s, at the higher end of the expected range. During the calibration, 20 kVA was flowing at 400 V line–line (29 A per phase) at a power factor (PF) of 0.93 (lagging). The average power angle of the measured power flows on both the RTS controller and RTDS simulator was adjusted (via measured power flows on both the RTS controller and RTDS) to bring the frequency of the generator toward that of the simulated $V^*$, equating to a maximum 5 Hz offset for a 90° phase-lock error. The compensation parameter $t_C$ is described in Section III. The use of a throttle feedforward control term $K_f (= 1)$ significantly improves the phase/frequency response of the generator when subjected to step changes in load. The improvement occurs because a change in power flow can be measured within $\frac{1}{2}$–2 cycles, whereas any resulting change in frequency occurs more slowly, as an integral response to power imbalance, inversely proportional to the inertia of the generator and HUT hardware.

Subtle extra features of the control are an additional small-frequency offset added during the lock acquisition and a code for the detection of successful lock acquisition/hold. When a lock is not yet acquired or has been lost, the gain $K_f$ is set to zero.

The PID controls contain some nonstandard code which limits the differential control contributions to fixed proportions of the error signal magnitudes. This allows differential controls to be used (to minimize the generator response time) without adding noisy differential control outputs when they are not required. A further additional feature is that the field control voltage is allowed to become negative at certain times. This can be used to forcibly collapse the field current as fast as possible to introduce voltage dips into the hardware.

V. example scenarios

The results from two scenarios are shown next. These scenarios are deliberately designed to show the limits of the performance of the PHIL system as implemented. Figs. 3 and 4 show simplified one-line diagrams of the simulation and hardware environments.

A. Scenario A: DOL Start in Simulation

In the first scenario, an induction machine is started direct online (DOL) in simulation (Fig. 3) and then disconnected. This causes a transient in frequency and voltage, which the
Fig. 4. Example of a laboratory network HUT.

Fig. 5. Scenario A: Frequency tracking between hardware and simulation. In this scenario, DG1 and DG2 generators are both online, working at set points of 1500 W, 0 volts-amps reactive (VAR) and 8000 W, 0 VAR, respectively, both with frequency droops of 5% and voltage droops of 10%. The constant impedance load bank local to DG1 is set to 9.5 kW at unity PF. The constant impedance load bank local to DG2 is set to 9.5 kW at $\text{PF} = 0.95$ (3.3 kVAR). The induction machine local to DG2 is running unloaded, consuming 1.4 kW and 5.2 kVAR.

Fig. 5 shows that the tracking of frequency between the HUT and the simulation is suitably maintained.

Phase tracking (Fig. 6) is generally within $1^\circ$, apart from a brief excursion to $7^\circ$ during the DOL at $t = 4$ s when ROCOF suddenly exceeds 0.5 Hz/s. Accurate phase tracking recovers quickly following the initial transient.

Voltage tracking is shown in Figs. 7 and 8. Generally, the performance is satisfactory, although there is a finite reaction time in the hardware, as the 80 kVA-generator field current is adjusted to hit the target set by $V_N$. The generator has been shown to be capable of achieving average 200 V/s (line–line rms) slew rates over 1 s, but for sudden changes over smaller time frames, the 200 V/s figure is not achievable. Over the
initial 200 ms of a transient, the achievable slew rate is approximately 30 V/s. Thus, although $V^*_N$ only drops at 70 V/s in Fig. 7, a lag in the actual performance of $V_N$ in hardware is still noticeable. The peak voltage-tracking error is 5 V at $t = 4 \text{s}$.

The active power flows in the hardware are shown in Fig. 9. Clearly, the hardware loads, particularly the loads local to DG2 including the induction motor, consume less power during the startup transient around $t = 4$ to $t = 7 \text{s}$, due to the drop in frequency and voltage. In addition, the active power output from DG2 rises due to its 4% droop slope. DG1 is not shown as its power output is much lower, rising from 1300 to 1500 W during the event.

To achieve adequate tracking, the recommendation for the present system is therefore to limit ROCOF within the simulation to less than 0.25 Hz/s and to limit the voltage slew rate within the simulation to 30 V/s (0.075 p.u./s). This should ensure peak transient phase-tracking errors within 5° and peak transient voltage-tracking errors less than 4 V (1%)

**B. Scenario B: DOL Start in Hardware**

In the second scenario, a sequence of loads are added and then removed in hardware (Fig. 4). The generators DG1 and DG2 are disconnected during this experiment. First, a constant impedance 9.5 kW load at $PF = 0.95$ (3.3 kVAR) is added locally to DG1 ($t = 6 \text{s}$). Then, a constant impedance 9.5 kW load at $PF = 0.95$ is added local to DG2 ($t = 17 \text{s}$). Finally, an induction machine is started DOL in hardware ($t = 29 \text{s}$). These steps are then reversed to disconnect the apparatus.

Frequency tracking is generally satisfactory (Fig. 10) apart from some transient deviations immediately following the DOL start. This also shows up as some large (up to 40°) but brief phase-tracking errors (Fig. 11). The tracking of frequency and phase performs much better (less than 5° peak error) during the addition and removal of the static loads and during the removal of the induction machine load.

The voltage tracking is shown in Figs. 12 and 13. In this case, a major deviation is visible during the DOL start when
the hardware voltage drops by more than 100 V (0.25 p.u.) for just over 2 s, while the simulation voltage oscillates around 400 V. During the DOL start, the active power reaches 35 kW, and reactive power reaches 45 kVAR, a total of 57 kVA, which is 71% of the rating of the 80 kVA generator. Smaller unwanted hardware voltage drops (and rises) of 10 V (0.025 p.u.) can be seen during the static load additions and removals (about 10 kVA each, which is 12% of the rating of the 80 kVA generator).

To achieve adequate tracking, the recommendation for the present system is therefore to limit sudden load steps in the hardware to less than 8 kVA, i.e., less than 10% of the rating of the generator. This should ensure peak transient phase-tracking errors within 5° and peak transient voltage-tracking errors within about 10 V (2.5%).

VI. CONCLUSION

The methods that have been presented in this paper allow entire power networks to be embedded as HIL. An effective new advance method for coping with the interface delay present in a PHIL environment has been presented, in which a measured/calibrated parameter \( t_C \), equal to the interface delay time, is used to calculate a phase advance angle. This angle advance is then applied to the PHIL hardware generator control as an offset. This method avoids the requirement for unwanted artificial components to be added to the simulation, which is the traditional method to cope with interface delay.

In addition, in order to cope with the real-world problems of antialias filter design and ADC skew, methods for accurately calibrating the measured amplitudes and phases of hardware voltages and currents have been developed and presented. These methods use a combination of time-domain and frequency-domain techniques which lead to reduced computational burden.

Using a synchronous generator as the interface between hardware and simulation has the constraint that neither harmonics nor unbalance can be deliberately injected into the hardware. There are also limits to the ROCOF and rate of change of voltage in simulation which can be tracked accurately. Using the described setup, tracking with peak errors of 5° (phase) and 1% (amplitude) can be achieved for simulation slew rates of 0.25 Hz/s and 30 V/s for fast transient events. Hardware transients of up to 10% of the synchronous generator rating can also be accommodated with 5° (phase) and 2.5% (amplitude) tracking errors. However, the use of a synchronous generator may allow brief hard faults to be placed in the hardware, with resulting currents much larger than 1 p.u. In contrast, an inverter would have to be significantly overdesigned with corresponding expense to allow such large currents to be accommodated without requiring a trip of the inverter itself.

To achieve the demonstrated phase-tracking accuracy, using a synchronous generator, a fast-responding prime mover in conjunction with a feedforward throttle control term has been used to good effect. The active power controls are almost as tight as can be achieved without the risk of instability, although early experiments into the use of a nonlinear slope in place of the linear gain \( K_v \) show that this might yield some further reduction in phase-tracking error.

There are several opportunities for further work. It might be possible to improve the demonstrated voltage-tracking performance using some relatively inexpensive modifications. The addition of a feedforward term to the excitation control (feeding forward VAR flow to the field control) might provide some improvement. Furthermore, a more powerful solid-state excitation system for the synchronous generator would allow faster forcing of the field current to hit target voltage values, particularly during times of dynamically changing VAR flows. Only a single-channel device capable of ±30 V and 20 A would be enough to excite the generator with the present slew rates, although a larger (bidirectional) voltage range would increase the field current slew rate and an oversized current rating would be a prudent measure. A lower leakage reactance of the generator would also be desirable, although this is an inherent property of the generator and cannot be reduced for the existing installation. The measurement averaging times of 1.5–5 cycles could also be reduced for the specific PHIL application, leading to improved tracking of both phase and amplitude. Finally, the simulation architecture and anti-aliasing filter design could be modified to reduce the magnitude of the 425 μs interface delay (\( t_C \)).

REFERENCES


