Fault Current Characterisation in VSC-based HVDC Systems

Sul Ademi*, Dimitrios Tzelepis*, Adam Dysko*, Sankara Subramanian†, Hengxu Ha†

*University of Strathclyde, Glasgow, UK, sul.ademi@strath.ac.uk, dimitrios.tzelepis@strath.ac.uk, a.dysko@strath.ac.uk
†Alstom Grid Technology Centre, Stafford, UK, sankara.subramanian@alstom.com, hengxu.ha@alstom.com

Keywords—Fault characterisation, fault location, voltage-source converter (VSC), DC fault protection, high-voltage direct-current (HVDC)

Abstract

The DC-side line faults in high-voltage direct-current (HVDC) systems utilising voltage-source converters (VSCs) are a major concern for multi-terminal HVDC systems in which complete isolation of the faulted system is not a viable option. A number of challenges are posed by both pole-to-pole and pole-to-ground faults including the presence of very fast and high amplitude discharge current from the DC-link capacitance, the lack of suitable DC current breaking devices, and the lack of highly discriminative fault detection techniques. Therefore, faults occurring along the interconnecting DC cables are likely to threaten system operation. In order to better understand the system under such faults, this paper analyses the behaviour of HVDC systems energised by the conventional two-level VSC. This investigation provides a systematic evaluation of the nature of a DC fault in HVDC systems during a permanent pole-to-pole and pole-to-ground fault taking into consideration a number of influencing parameters including fault position, fault resistance and other operational conditions. To quantify these dependencies on DC voltage and current characteristics a systematic simulation study is undertaken in which the natural responses of the HVDC networks transients during DC side faults are examined. The outcome of this paper lies the necessary knowledge foundation for developing future DC protection methods.

1. Introduction

High-voltage direct-current (HVDC) systems employing voltage-source converters (VSCs) have been accepted as a feasible solution to implement efficient grid integration and power transmission for large-scale renewable generations over long distances [1]–[3]. The feasibility of future multi-terminal direct-current (MTDC) networks has attracted vast interest in the recent years [4], the attraction of such systems is due to the application of high-power VSC for large scale offshore wind farm integration to onshore grids [1], [5], where a reliable DC network is a prerequisite. However, before such a system can become a reality, various technical challenges need to be overcome to ensure safe and stable system operation on a large scale level.

One of the most important and challenging issues yet to be addressed is the protection of the system under DC fault conditions [6]. Fault vulnerability and protection are major issues that constrain the development of VSC-based DC networks [7], particularly in high-power scenarios and with more than two terminals. The development of VSC-based DC networks is constrained by the lack of operational experience, lack of maturation of appropriate protection devices and the lack of appropriate fault analysis which needs further investigation [8]. Current protection schemes for point-to-point VSC-HVDC systems involve disconnection of the faulted line via AC circuit breakers, isolating the DC system in its entirety. However, this is not a viable option for MTDC systems, due to the large transmission capacities involved, therefore it becomes necessary to quickly and reliably detect and isolate only the faulted line, thus protecting the sensitive power electronics of the converter, while ensuring security of supply is maintained [6], [9].

Figure 1: VSC-HVDC system with two-level topology.

Isolation of a faulted DC line has been proposed by utilisation of DC circuit breakers (DCCBs) [10]–[14]. However, the development of such breakers for high-voltage applications has presented a problem for years since, unlike in AC systems, there is no natural current zero within DC systems, therefore such a breaker would have to force the current to zero and dissipate the energy stored in the system inductance [15]–[17]. Cable faults do occur more frequently compared to other parts of the system. The most common reason for a cable fault is insulation deterioration and breakdown. There can be several causes [4]: physical damage, environmental and electrical stress, or cable ageing. In [18] the influence of DC faults on DC networks at transmission and distribution levels are analysed.

The VSC-based transmission systems are robust to the fault conditions on AC-side, however, the most critical challenge
for VSC-HVDC systems lies in its response to DC-cable faults as shown in Figure 1. The DC capacitor discharges very high rapidly increasing current during the DC fault, causing serious damage on the DC side of the converter station [19]. Unfortunately, the classical VSCs are defenceless against DC-side faults since their freewheeling diodes function as an uncontrolled rectifier bridge and feed the DC fault [18], [20], [21], even if the semiconductor devices are turned off. During the DC fault, the AC-side current contribution into the DC fault passes through the freewheeling diodes and as a result, the diodes are quickly damaged due to high fault current. Some analysis of pole-to-pole and pole-to-ground faults based on VSC systems has been carried out in [18], [22]. The pole-to-pole faults are classified as severe but less likely to happen, on the contrary, the pole-to-ground faults are the most likely fault scenario but generally less harmful. A further in-depth analysis into the converters behaviour during such an occurrence could prove advantageous in improving general understanding of system operation, and fault behaviour in particular.

Consequently, this paper provides detailed analysis on the behaviour of a VSC-HVDC converter during the DC pole-to-pole and pole-to-ground faults for two-level VSC-based systems with a range of fault resistances, distances, and operational conditions. Furthermore, it addresses DC fault characteristics and their transients. The paper is organised as follows. In Section 2, the DC-cable pole-to-pole solid faults are analysed taking into account the natural behaviour of such faults; Section 3, investigates the DC-cable pole-to-ground faults under varying resistances; and, finally, Section 4, recaps the main conclusions of the paper.

2. VSC-HVDC Pole-to-Pole Fault Analysis

This section details the DC-side performance during pole-to-pole faults in VSC-based DC systems. According to [18], DC bus faults are the same as DC-cable faults and different in protection coordination strategy merely because of possible complex structured multi-terminal connection. The theoretical solution of the non-linear system that represents the faulted network can be defined by different stages which could assist in understanding system response. The characteristics of the DC fault current response are analysed for various fault locations. The simulation results are developed utilising Matlab-Simulink® toolbox, distributed parameters line model and simulation system parameters introduced in Table 3, in order to characterise and capture such natural fault responses.

2.1. VSC Cable Pole-to-Pole Fault Analysis

A DC pole-to-pole fault is the most serious condition for VSC-HVDC system. Regardless of the fault position along the DC-cable, a pole-to-pole fault can be represented by the schematic shown in Figure 2. After inception the DC fault current goes through three different stages [18]:

- **Stage 1. Capacitor discharge stage**: During this stage, the DC-link capacitor starts discharging rapidly, thus the system experiences a DC voltage collapse Figure 3(a). The discharge current has a high peak and decays with time (natural response).

- **Stage 2. Diode freewheeling stage**: This stage is initiated when the DC fault commutates to the converter freewheeling diodes as shown in Figure 3(b). The DC-link voltage reaches zero and the cable inductance drives the current around the freewheeling path where each converter leg carries one-third of the fault current \(i_{Diode} = i_{cable}/3\) [18]. The initial diode currents are high which may damage them, then the current decays with time.

- **Stage 3. Grid-side current feeding stage**: During this stage, the DC-link capacitor and cable inductor have a forced current source response, where the grid current contribution into the DC fault \(i_{Grid}\) is the sum of the positive three-phase fault currents as shown in Figure 3(c).

2.2. Simulation Results for Pole-to-Pole Faults

In an event of pole-to-pole fault the DC-link voltage drops to zero, as further illustrated by the positive and negative pole voltages in Figure 4. The corresponding system DC currents are shown in Figure 5, in which, the three stages, as defined in section 2.1 are indicated. Stage 1, the capacitor discharge indicates the immediate effect which introduces the high DC current surges into the cable within the first few ms. In keeping with the theoretical analysis, stage 2 begins right after the DC-link voltage drops to zero and therefore the DC-link capacitor is fully discharged. Finally, stage 3 indicates the steady state fault current feeding through from the AC side and at this point the capacitor will try to re-charge again, as shown in Figure 4.

Location of the fault is shown to have a significant influence on the system response during pole-to-pole faults. Results show that as the fault location moves further away from the converter, the response becomes slower which can be seen on both DC voltages and currents. Such behaviour is apparent from Figure 5. A closer depiction of this effect is shown in Figure 6 which illustrates the fault stages in their entirety. It can be observed that with increasing distance to fault the peak current is reduced as well as initial rate of change of current leading to longer current flow periods. This is expected, since the values of resistance and reactance in the fault loop increase proportionally with distance. Higher values of \(L\) limit the rate of change of current, while higher values of \(R\) reduce the value of the peak. The initial rates of change of current at different distances are depicted in Table 1. Figure 5 verifies this effect as the falling behaviour of the peak-values can be clearly observed.
Figure 3: VSC-HVDC cable pole-to-pole fault.

(a) Capacitor discharge
(b) Diode freewheeling
(c) Grid current feeding

Figure 4: VSC cable pole-to-pole fault and stage definition at different fault locations.

(a) DC-link voltage
(b) DC-link (+) voltage
(c) DC-link (-) voltage

(b) Cable current
(c) Capacitor current
(c) VSC feeding current

Figure 5: Simulation waveforms of VSC with pole-to-pole fault.
### 3. VSC Cable Pole-to-Ground Faults

This section details the DC-side performance during pole-to-ground faults in VSC-based DC systems. Pole-to-ground faults are more common, while less harmful for the system in comparison to pole-to-pole faults. Such faults are triggered when the insulation of the cable breaks and the live conductor touches the ground directly or through other conducting paths [23], [24]. The severity of pole-to-ground fault in a conventional VSC-HVDC system depends on the fault impedance, grounding configuration [25] and the HVDC topology of the DC system. The DC-link capacitors discharge through the pathways constructed by the grounding loop of the DC capacitors to the ground fault, making it much easier to cause a large discharge current flow.

#### 3.1. VSC Cable Pole-to-Ground Fault Analysis

The fault analysis presented here takes into consideration the neutral-ground link of the transformer and the DC-link midpoint as shown in Figure 8. The DC-link grounding at the midpoint is used in practice to reduce imbalance between the positive and negative voltages and currents. The stage of diode freewheeling effect is completely eliminated in pole-to-ground faults [26]. Furthermore, the ground fault resistance cannot be ignored since its value can vary significantly. Fault resistance is therefore integrated into the short circuit analysis and it plays a significant role in the system response. The total system impedance is expressed by Equation (1) which in turn can reduce the current flowing into the cable. Such faults can therefore be analysed in two stages:

- **Stage 1. Capacitor discharge stage**: During this stage, the DC-link voltage will not drop to zero, so no freewheeling diode conduction occurs as shown in Figure 9(a), (unlike the freewheeling phase during pole-to-pole faults) [18].

- **Stage 2. Grid-side current feeding stage**: This stage takes place after the capacitor discharge when its voltage drops close to zero as illustrated schematically in Figure 9(b).

The equivalent impedance $|Z|$ can be determined as:

$$Z = (R_f + R + j\omega L)||1/j\omega C) + j\omega L_{chok} = |Z|\angle\theta$$

(1)

While the cable current $i_{cable}$ ‘steady-state fault current’ is determined by taking into consideration the diode current expressed by Equation (2):

$$i_{D_a} = i_{D_b} = i_{D_c} = \frac{V_{g0}}{|Z|} = \frac{V_{g0}Z_{\alpha}}{|Z|\angle\theta}$$

(2)
3.2. Simulation Results for Pole-to-Ground Faults

Pole-to-ground faults have a different impact on the system behaviour than pole-to-pole faults. As mentioned before the DC-link voltage does not drop to zero, but after a transient it recovers back to an acceptable level. In fact the system DC voltage operation switches from symmetrical to asymmetrical, where the faulty pole voltage ($V_{dcP}$) collapses towards zero as in Figure 10(a), and the healthy pole voltage ($V_{dcN}$) ‘jumps’ towards 640 kV (2 p.u.) as Figure 10(b) illustrates. The capacitor voltage drops to a new steady state, while the inductor current experiences a large transient. In particular, as Figures 10 and 11 depict, its maximum values vary between 2 and 4 p.u. (refer to Table 2) depending on the value of ground fault resistance. The authors determined that the current peak values for fault location of 299km were similar to the results shown in Figures 10 and 11, hence, they are omitted here. Furthermore, Figures 10 and 11, indicate a duration in which the waves travel through the line (till the fault point) and reflected back to the measurement point (rectifier side). Consequently, the higher the fault distance, the greater the wave duration. Such signal information can be a very useful indicator for both protection and fault location schemes.

<table>
<thead>
<tr>
<th>Dist.</th>
<th>25Ω</th>
<th>50Ω</th>
<th>100Ω</th>
<th>200Ω</th>
<th>300Ω</th>
</tr>
</thead>
<tbody>
<tr>
<td>25km</td>
<td>923.02</td>
<td>828.15</td>
<td>697.30</td>
<td>550.52</td>
<td>470.80</td>
</tr>
<tr>
<td>150km</td>
<td>918.85</td>
<td>824.55</td>
<td>694.48</td>
<td>548.53</td>
<td>468.68</td>
</tr>
<tr>
<td>299km</td>
<td>911.26</td>
<td>817.67</td>
<td>688.55</td>
<td>543.70</td>
<td>464.43</td>
</tr>
</tbody>
</table>

Table 2: VSC cable pole-to-ground fault peak currents corresponding to Figure 10(c), Figure 11(c) and 299km distance.

The AC current feeding stage is then reached, where the cable current operates in steady state mode. The value of the current natural response can be defined by the equivalent impedance formed within the fault current loop which can be expressed by Equation (2).
they are less likely to occur. On the other hand pole-to-ground faults are less harmful but more likely to happen.

- It is necessary to isolate the pole-to-pole faults before the voltage across the DC link is reversed, or else the diodes of the two-level VSC station may be damaged.
- The fault position appears to have the same effect on both types of faults, i.e. fault peak and rate of change of current are both reduced with distance to fault. In particular for pole-to-pole faults this is clearly evident as the line impedance is the main current limiting factor. However, for pole-to-ground faults the fault resistance is considered as one of the main influencing elements so the impact of fault position cannot be pre-determined. Due to high dependency of the fault current response on both position and resistance of the fault, it is anticipated that using single indicator (e.g. current \( di/dt \)) may not be sufficient to achieve discriminative protection.
- If the transformer has a delta winding arrangement to the inductors (longer disconnection could be permitted), but harder to detect/discriminate.
- Pole-to-pole faults are easier to detect but much more challenging to isolate successfully as they require very fast disconnection, while pole-to-ground faults (especially high resistive faults) pose less of a threat to the inverters (longer disconnection could be permitted), but harder to detect/discriminate.
- Conventional VSC produces larger DC fault current due to discharging of a large DC link capacitor. The DC link voltage does not reverse due to the existence of the diode circuit.

The comprehensive fault characterisation presented in this paper will act as preliminary knowledge for the design of successful protection strategies in MT-HVDC systems, where a great challenge of faulty line discrimination rises. The investigation has already prompted some distinctive features \( (dv/dt, di/dt, \text{high frequency components and travelling wave effects}) \) which are present in the obtained voltage and current waveforms. These results have given an initial indication that high speed discriminative DC protection scheme

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>DC Line Resistance ( R_{DC} )</td>
<td>15.0 mΩ/km</td>
</tr>
<tr>
<td>DC Line Inductance ( L_{DC} )</td>
<td>0.96 mH/km</td>
</tr>
<tr>
<td>DC Line Capacitance ( C_{DC} )</td>
<td>0.012 µF/km</td>
</tr>
<tr>
<td>DC Line Length ( L )</td>
<td>300 km</td>
</tr>
<tr>
<td>AC Voltage (L−L, RMS) ( V )</td>
<td>400 kV</td>
</tr>
<tr>
<td>AC Frequency ( f )</td>
<td>50 Hz</td>
</tr>
<tr>
<td>X/R Ratio of AC Network ( X/R )</td>
<td>10</td>
</tr>
<tr>
<td>AC Short Circuit Level ( P )</td>
<td>2 GVA</td>
</tr>
<tr>
<td>Interfacing Transformer Voltages ( V_{dc} )</td>
<td>400/230 kV</td>
</tr>
<tr>
<td>DC Voltage ( V_{dc} )</td>
<td>±320 kV</td>
</tr>
<tr>
<td>DC-Link Capacitance ( C_{dc} )</td>
<td>100 µF</td>
</tr>
<tr>
<td>IGBT Area ( A )</td>
<td>1 m²</td>
</tr>
<tr>
<td>Choke Inductance ( L_{choke} )</td>
<td>60 mH</td>
</tr>
</tbody>
</table>

**Table 3: DC Cable, AC Network and Converter Parameters.**
may need to be of hybrid nature, i.e. make use of more than one fault detecting principle. Further studies are needed to verify fault current characteristics in a multi-terminal DC system supplied from a number of inverters.

Acknowledgements

The authors would like to thank Alstom Grid Technology Centre, Stafford, UK, for their technical and financial support. Authors are grateful for being given the possibility to carry out this work.

References


