A SINGLE-STAGE, SINGLE-PHASE, AC-DC BUCK-BOOST CONVERTER

FOR LOW-VOLTAGE APPLICATIONS

I. Abdelsalam1,2, G.P. Adam1, D. Holliday1 and B.W. Williams1
Electronic and Electrical Engineering Department, University of Strathclyde, Glasgow, UK1
Electrical Power Department, Arab Academy for Science and Technology and Maritime Transport, Cairo, Egypt2
Emails: Ibrahim.abdallah@strath.ac.uk; grain.adam@strath.ac.uk; derrick.holliday@strath.ac.uk and barry.williams@strath.ac.uk

Abstract — The suitability of a single-stage ac-dc buck-boost converter for low-voltage applications is investigated. In-depth discussion and analysis of the converter’s operating principle, basic relationships that govern converter steady-state operation, and details of the necessary control structures needed to comply with the grid code are provided. The validity of the proposed system is confirmed using PSCAD/EMTDC simulations, and is substantiated experimentally. The buck-boost converter under investigation has good dynamic performance in both buck and boosts modes, and ensures near unity input power factor over the full operating range, whilst having fewer devices and passive elements than other published versions of the buck-boost converter.

Index Terms — ac-dc converter, unity power factor, buck-boost converter.

List of Symbols

\( \delta \) duty cycle \hspace{1cm} L_{dc} \hspace{1cm} dc side inductance (H)

\( \omega \) supply angular frequency (rad/s) \hspace{1cm} L_a \hspace{1cm} ac side inductance (H)

\( C_{dc} \) dc side capacitance (F) \hspace{1cm} R_{dc} \hspace{1cm} load resistance (Ω)

\( C_a \) ac side capacitance (F) \hspace{1cm} R_a \hspace{1cm} ac side resistance (Ω)

\( D_1 - D_4 \) bridge rectifier diodes

\( D_{bd} \) blocking diode

\( t_{on} \) dwell time of the switch within each switching cycle (s)

\( t_{off} \) off time of the switch within each switching cycle (s)

\( T_s \) switching period (s)

\( v_{cm} \) peak ac source capacitor voltage (V)

\( v_{cs} \) ac source capacitor voltage (V)

\( i_{dc} \) average dc capacitor current (A)

\( i_a \) input supply current (A)

\( i_s \) peak fundamental supply current (A)

\( i_{*} \) input current control reference (A)

\( i_{L} \) instantaneous dc side inductor current (A)

\( i_{L1} \) instantaneous dc inductor current (A)

\( i_{L2} \) average dc side inductor current (A)

\( i_{LI} \) average inductor current (A)

\( i_{m} \) peak fundamental supply current (A)

\( i_{n} \) input supply current (A)

\( i_{*} \) input current control reference (A)

\( v_{dc} \) instantaneous dc output voltage (V)

\( v_{dc} \) average dc output voltage (V)

\( v_{m} \) peak supply phase voltage (V)

\( v_{L} \) average dc inductor voltage (V)

\( v_{L} \) average dc output voltage (V)

\( v_s \) supply voltage (V)

I. INTRODUCTION

AC-DC converters are widely used in power supplies for microelectronic systems, uninterruptible power supplies (UPS), battery chargers, wind energy conversion systems, household-electric appliances, dc motor drives, and high-voltage dc and flexible ac transmission systems [1-4]. Many single-phase ac-dc converters with power factor correction (PFC) have been studied. The topologies can be divided into two categories: single-stage and two-stage converters. Most single-stage ac-dc converters with PFC employ an H-bridge rectifier followed by a boost converter. The output dc voltage is therefore greater than or equal to the peak of the ac supply voltage [5-13]. Power factor correction is achieved by regulating the inductor current of the boost
stage. Several single-phase single-stage ac-dc buck converters have been proposed for electrical vehicle battery charging [5, 14, 15]. Several single-stage buck ac-dc converters with PFC have been proposed [16-19]. A two-stage ac-dc buck-boost converter has been proposed [20-23] that offers input PFC capability. This buck-boost converter requires independent control of the buck and boost stages, and suffers from control difficulties during transition between buck and boost modes. Additionally, it requires a large number of semiconductor devices and passive elements [24]. A single stage buck-boost converter that operates based on the zero current resonance principle, and which has a relatively low number of switches, has been proposed [25]. Its main limitation is that the use of resonance can make its implementation expensive since it utilises tuned inductors that need to be retuned frequently as the other passive elements age and their characteristics change. Another single-stage buck-boost converter [26-28] uses a single self-commutated switch, with a large number of diodes and passive elements.

Fig. 1(a) shows a single-stage ac-dc buck boost converter whose performance when operated with discontinuous dc side inductor current has been investigated [29]. Only the buck operating capability of this converter is therefore exploited, and power factor correction is performed, but no information about the shape of the input current waveforms is given.

Nonlinear control has been used to regulate output dc voltage and provide power factor correction [30]. Although the circuit is simple, the proposed controller requires five feedback signals, thereby increasing the overall complexity, and potentially the cost, of the implementation. Performance of this complex system is demonstrated in buck mode only, using simulation and without experimental substantiation. Another nonlinear control study [31] on a buck-boost converter [29] proposes two control methods. The first control method regulates dc inductor current \( I_L \) instead of output dc voltage \( V_{dc} \) and requires an additional stage to adjust the dc output voltage. The second control method regulates dc output voltage \( V_{dc} \) directly using a single stage. However, both control methods use extremely high switching frequency of 100kHz, with supply current total harmonic distortion exceeding the levels specified in many grid codes and standards (THD of 7.47% and 19.81% for the first and second control methods respectively). No experimental results are presented, and the simulation results are for the buck operating mode only.

This paper describes the operating principles of the buck-boost converter in Fig. 1, and highlights its distinct attractive features such as buck-boost capability in a single stage with a single switch, reduced power circuit and
control system complexity since no isolated gate drives are needed, stable dc voltage output in both buck and boost modes, sinusoidal input current with unity power factor, suitability for grid interfacing of small-scale renewable ac sources, and the lack of requirement for a pre-charging circuit for the dc side capacitor $C_{dc}$. A simple linear controller is used that requires only two control loops. The outer control loop regulates converter dc output voltage and estimates the peak fundamental current $i_{m}$ required to maintain the dc link voltage at any desired level, and then synchronises to the grid voltage to provide the reference current $i_{r}^{*}$ to the inner current control loop. The inner control loop ensures sinusoidal input current at any power factor (in this study power factor is set to 1). The inner control loop estimates the ac side capacitor voltage $v_{cs}$ required to force input current $i_{s}$ to follow its control reference $i_{s}^{*}$ and ensures the correct power balance between ac and dc sides using PI control. Additionally, in grid applications the inner control loop provides converter over-current protection during extreme transient conditions in the dc side.

II. PROPOSED BUCK-BOOST CONTROLLED BRIDGE

The basic converter topology is shown in Fig. 1(a) and includes three main parts: an LC filter, a diode rectifier and a buck-boost chopper. Note that the diode rectifier bridge is reversed so that the buck-boost converter gives positive output voltage. Operating Mode 1, where switch $S$ is turned on during the positive half-cycle of the supply $v_{s}$, is shown in Fig. 1(b). In this mode, supply $v_{s}$ energises dc inductor $L_{dc}$ through switch $S$ and diodes $D_{1}$ and $D_{2}$, while capacitor $C_{dc}$ acts as an energy tank supplying the load. Operating Mode 2, shown in Fig. 1(c), is the free-wheeling period when switch $S$ is turned off during the positive half-cycle of the supply $v_{s}$. Here, the energy stored in dc inductor $L_{dc}$ during Mode 1 is used to supply the load and to recharge capacitor $C_{dc}$. For correct converter operation, therefore, dc capacitance $C_{dc}$ and dc inductance $L_{dc}$ must be sized to prevent discontinuity in the load and inductor currents. Operating Mode 3, shown in Fig. 1(d), is where switch $S$ is turned on during the negative half-cycle of the supply $v_{s}$. Inductor $L_{dc}$ is re-energised through switch $S$ and diodes $D_{3}$ and $D_{4}$, whilst the energy stored in dc capacitor $C_{dc}$ supplies the load. Modes 1 and 3 use the same switching device to modulate the ac source, and have the same effect on the state of charge of the dc side elements $L_{dc}$ and $C_{dc}$. Operating Mode 4, where switch $S$ is turned off (and its series diode is reverse biased) during the negative half-cycle of the supply $v_{s}$ follows. Operating Modes 2 and 4 are identical.
Differential equations (1) and (2) describe circuit operation during Modes 1 and 3, whilst equations (3) and (4) describe circuit operation during Modes 2 and 4.

\[
\frac{dI_L}{dt} = -\frac{v_{es}}{L_{es}} \quad (1)
\]

\[
\frac{dV_C}{dt} = -\frac{I_L}{C_{es}} \quad (2)
\]

\[
\frac{dI_L}{dt} = \frac{V_{de} - I_{de}}{L_{es}} \quad (3)
\]

\[
\frac{dV_{de}}{dt} = \frac{I_L - I_{de}}{C_{es}} \quad (4)
\]

The negative sign in equations (1) and (2) appears because the bridge rectifier is reversed. Neglecting the resistive voltage drop, the voltage across ac source capacitor \( C_s \) is given by (5).

\[
v_{es} = v_s - L_s \frac{di}{dt} \quad (5)
\]
The mathematical relationships describing steady-state operation are obtained using inductor zero average volt-second and capacitor voltage balance principles [32]. The voltage across dc inductor $L_{dc}$ is illustrated in Fig. 2(a) where, for simplicity, it is initially assumed that ac source stray inductance $L_s$ is sufficiently small so that $v_{cs}$ can be considered equal to $v_s$, shown in Fig. 1(a), without significant loss of accuracy. Following on from Fig. 2(b), which shows dc inductor current and dc capacitor voltage, it can be shown that the voltage across the dc inductor within each switching period $T_s$ during operating modes 1 and 2 can be expressed by $v_L = -\delta v_{cs}$ and $v_L = (1-\delta)V_{dc}$ respectively, where $\delta = t_{on}/T_s$ and $t_{on}$ is the dwell time of the switch within each switching cycle.

Based on the inductor zero average volt-second principle [32], the average voltage across $L_{dc}$ is calculated and set to zero as in (6)

$$
\overline{V}_{i_{dc}} = \frac{1}{\pi} \int_{0}^{\pi} \left( -\delta v_{cs} + (1-\delta) V_{dc} \right) d\omega t = 0
$$

where $\delta$ is the duty cycle of switch $S$. Assuming a sinusoidal source voltage defined by $v_s = V_m \sin \omega t$, where $V_m$ is the peak phase voltage, $\omega$ is the supply angular frequency, and $t$ is time, and that the average output dc voltage is defined by $\overline{V}_{v_{dc}} = \frac{1}{\pi} \int_{0}^{\pi} V_{dc} \ d\omega t$, then equation (6) reduces to

$$
\overline{V}_{v_{dc}} = \frac{\delta}{1-\delta} \times \frac{2V_m}{\pi}
$$

(7)

Since capacitor voltage balance [32] necessitates the average capacitor current $\overline{i_c}$, over one or a number of consecutive switching cycles to be zero, the relationship between the average inductor current $\overline{i_L}$ and the average load current $\overline{i_{dc}}$ is

$$
\overline{I}_L = \frac{1}{\pi} \int_{0}^{\pi} \left( -\delta \overline{i}_{dc} + (1-\delta)(\overline{i}_L - \overline{i}_{dc}) \right) d\omega t = 0
$$

(8)
In (8), the capacitor current in operating Modes 1 and 3, and in Modes 2 and 4 is expressed as \( \bar{I}_c = -\delta \bar{I}_{\omega} \) and 
\( \bar{I}_c = (1 - \delta)(\bar{I}_L - \bar{I}_{\omega}) \) respectively.

Equation (8) can be reduced to

\[
\frac{1}{\pi} \int_{0}^{\pi} \bar{I}_c \, d\omega t = \frac{(1 - \delta)}{\pi} \int_{0}^{\pi} \bar{I}_{\omega} \, d\omega t
\]

Equation (9) implies

\[
\bar{I}_{\omega} = (1 - \delta)\bar{I}_L
\]

Since, in practice, the average inductor current is maintained virtually constant, the dc output or load current \( \bar{I}_{\omega} \) remains constant and proportional to the inductor average current, as illustrated by (10). This feature can be exploited to reduce the voltage stresses on the switching devices of current source inverters and maintain a constant average input dc current when the proposed buck-boost converter is used as an active front end. For a resistive load the dc output voltage can be expressed in term of the average inductor current, as shown in (11).

\[
V_{\omega} = (1 - \delta)R_{\omega}\bar{I}_L
\]

The converter passive elements \( L_{dc} \) and \( C_{dc} \) are selected based on the maximum permissible inductor current ripple and output voltage ripple, \( \Delta I_{dc} \) and \( \Delta V_{dc} \) respectively. Therefore, from (1) to (4) and Fig. 2(b), (12) and (13) are obtained.

\[
L_{dc} = \frac{(1 - \delta)T_s \times V_{\omega}}{\Delta I_L}
\]

\[
C_{dc} = \frac{\delta T_s \times \bar{V}_{\omega}}{\Delta V_{\omega} \times R_{\omega}}
\]

III. CONTROL STAGE

The purpose of the controller is to force the ac line current to be sinusoidal and in phase with the input source voltage, and to control the average output dc voltage in both buck and boost operating modes.

a. Current Control

In order to obtain sinusoidal input current at any power factor, the required control system structure is derived accounting for the ac fundamental frequency and dc side dynamics. Since the output dc voltage \( V_{dc} \) is dependent
upon the magnitude of the voltage \( v_{cs} \) across the input filter capacitor, differential equation (14) can be used as

\[ \frac{di_s}{dt} = \frac{R_e}{L_i} + \frac{(v_s - v_{cs})}{L_i} \]  

(14)

The voltage \( v_{cs} \) required to force input current \( i_s \) to follow its control reference \( i_s^* \) is unknown, but it can be obtained using a PI controller by setting

\[ w = v_s - v_{cs} = k_p (i_s^* - i_s) + k_i \int (i_s^* - i_s) \, dt \]  

(15)

\[ v_r = k_i \int (i_s^* - i_s) \, dt \]  

(16)

The current controller transfer function is obtained by substituting (16) into (15), and then substituting the result for \( v_r \) into (14).

\[ \frac{di_s}{dt} = -\frac{(R_e + R_p)}{L_i} i_s + \frac{v_r}{L_i} + \frac{k_p i_s^*}{L_i} \]  

(17)

After Laplace manipulation of (17) and (16) the transfer function is defined as

\[ \frac{I_s (s)}{I_s^* (s)} = \frac{k_p s + k_i}{s^2 + \frac{R_p}{L_i} s + \frac{k_p}{L_i}} \]  

(18)

From (15), \( v_{cs} \) can be obtained as

\[ v_{cs} = v_s - w \]  

(19)

Note that \( w \) represents the output of the PI controller that regulates converter input current, and that \( v_s \) is the supply voltage that is incorporated as feed-forward control to improve dynamic response and for controlled start-up. The block diagram of the proposed control structure shown in Fig. 3(a) is derived based on equations (15) and (19). The supply current can be controlled to be sinusoidal and to achieve any power factor \( \phi \), where \( |\phi| \leq \pi/2 \), provided the controller (18) has sufficient bandwidth so as not to introduce distortion in the normalized version of the fundamental voltage component passed as a reference to the converter modulator. The frequency response of current controller (18), with gains \( k_p=120 \) and \( k_i=2000 \) selected to enable reproduction of any desired reference without magnitude attenuation or the introduction of phase shift, as shown in Fig. 3(b), highlights that the controller bandwidth is sufficient.
b. Voltage Control

Equation (4), which describes the converter dc side dynamics, provides the basis for the dc voltage controller. Assuming a resistive load and substituting for \( \overline{I}_c \) results in (20)

\[
\frac{d\overline{V}_{dc}}{dt} = -\frac{\overline{v}_{dc}}{R_{dc}C_{dc}} - \frac{\overline{I}_{dc}}{C_{dc}}
\]  
(20)

where \( \overline{V}_{dc} \) is the average dc link voltage, and \( \overline{I}_c \) is the average current entering the dc link node and is equal to the instantaneous dc inductor current \( I_L \) during Modes 2 and 4 only. Assuming lossless conversion, power balance dictates that \( P_{ac} = P_{dc} \). Therefore

\[
\overline{V}_{dc} \overline{I}_c = \frac{1}{2} \overline{v}_{cm} \overline{I}_m \cos \varphi
\]  
(21)

where \( \overline{v}_{cm} \) is the peak voltage across the ac side input capacitor, and \( \overline{I}_m \) is the peak fundamental current. Using (7), this can be rewritten as (22) from which \( I_c \) can be obtained.

\[
\overline{I}_c = \frac{1}{2} \overline{v}_{cm} \cos \varphi \times \overline{I}_m = \frac{\pi}{4} \frac{1 - \delta}{\delta} \cos \varphi \times \overline{I}_m
\]  
(22)
Equation (22) highlights that the relationship between peak fundamental current $i_m$ and $I$, depends upon quantities, such as duty cycle, which may vary according to operating conditions. Substituting (22) into (20) gives (23)

$$\frac{dV_{dc}}{dt} = -\frac{V_{dc}}{R_{dc}C_{dc}} + A \frac{i_m}{C_{dc}} \tag{23}$$

where $A = \frac{\pi}{4} \frac{1 - \delta}{\delta} \cos \varphi$. 

The peak fundamental current $i_m$ required to maintain the dc link voltage at any desired level can be estimated using PI control. Assuming that the controller gain terms also perform the necessary scaling for $A$ in (23), $i_m$ is expressed as

$$i_m = k_p \left( V_{dc}^* - V_{dc} \right) + k_i \int (V_{dc}^* - V_{dc}) \, dt \tag{24}$$

$$\lambda = k_p \left( V_{dc}^* - V_{dc} \right) \frac{dV_{dc}}{dt} \tag{25}$$

The voltage controller transfer function is obtained by substituting (24) into (23), and results in (26), whilst the derivative of $\lambda$ is expressed in (27).

$$\frac{dV_{dc}}{dt} = \left[ \frac{1}{R_{dc}C_{dc}} + \frac{k_p}{C_{dc}} \right] V_{dc} + \lambda + \frac{k_i}{C_{dc}} V_{dc}^* \tag{26}$$

$$\frac{d\lambda}{dt} = -k_p V_{dc} + k_i V_{dc}^* \tag{27}$$

Taking Laplace transforms of (26) and (27), and following manipulation, results in (28).

$$\frac{V_{dc}(s)}{V_{dc}^*(s)} = \frac{k_p}{s^2 \left[ \frac{1}{R_{dc}C_{dc}} + \frac{k_p}{C_{dc}} \right] + \frac{k_i}{C_{dc}}} \tag{28}$$

Since the change in the dc link voltage is much slower than that of the fundamental current due to limitations imposed by the magnitude of the energy storage devices (dc link capacitor), the outer control loop gains are selected such that the closed-loop poles or eigenvalues are located at $s=-37$ and $s=-12.5$. The gains corresponding to these poles are $k_{pdc}=0.1A/V$ and $k_{idc}=1AV^{-1}s^{-1}$. 

This paper is a postprint of a paper submitted to and accepted for publication in IET Power Electronics and is subject to Institution of Engineering and Technology Copyright.
IV. SIMULATION STUDY

PSCAD/EMTDC simulation software was used to model the buck-boost converter of Fig. 1(a), complete with the current and voltage controllers defined in (15) and (24) respectively, to demonstrate the closed-loop performance of a 320W system. The parameters used in the simulation are defined in Table 1. Initially, the converter load is purely resistive, consisting of two series-connected resistances of 128Ω and 44Ω. The load is increased by short circuiting the 44Ω resistance using shunt semiconductor switch $S_{sh}$.

Table 1: System Parameters

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>supply voltage</td>
<td>50V</td>
</tr>
<tr>
<td>supply frequency</td>
<td>50 Hz</td>
</tr>
<tr>
<td>ac side inductance</td>
<td>2.22mH</td>
</tr>
<tr>
<td>ac side capacitance</td>
<td>1μF</td>
</tr>
<tr>
<td>dc side inductance</td>
<td>0.5mH</td>
</tr>
<tr>
<td>dc side capacitance</td>
<td>2200μF</td>
</tr>
<tr>
<td>switching frequency</td>
<td>10kHz</td>
</tr>
</tbody>
</table>

Fig. 4(a) shows the simulation results for the closed-loop controlled converter, where the dc link voltage is gradually increased from zero to 200V, and reduced to zero again at $t=4.5$s. At $t=1.505$s, corresponding to the positive peak of the supply voltage, the load resistance is decreased by turning on shunt switch $S_{sh}$ for 1.5s, thereby mimicking a step increase in output power from 230W to 312W. Output power is then decreased to 230W by turning off the shunt switch $S_{sh}$. Fig. 4(a) shows the output voltage has minimum latency and over/undershoots during the load change. Simulation results in Fig. 4(b) show that, during the step power change, supply voltage and current remain sinusoidal with unity power factor (i.e. supply current and voltage are in phase), and that the transition in supply current is both rapid and smooth. This is achieved with a switching frequency of 10kHz, small ac side filter passive elements and dc side inductance, and a sizable dc side capacitor used as an energy reservoir to prevent discontinuous load current. The soft start-up and shutdown feature demonstrated in Fig. 4(a) makes this converter attractive as a front end for many grid-connected voltage and current source inverters since no capacitor pre-charging is required, as is the case with other converter topologies. Thus, because of the buck-boost functionality, the inrush currents during start-up can be expected to be minimal.
V. CONVERTER SCALABILITY

To show the potential for application of the proposed buck-boost converter at higher power ratings, a 3.8kW version is investigated. Simulation parameters are the same as in Table 1, except the input supply voltage $v_s$ is increased to $220V_{RMS}$ and the ac side filter inductance $L_s$ is reduced to 1mH. To test the converter’s ability to provide stable dc output under different operating conditions, three different cases are investigated:

**Case 1** Soft start, to prevent high charging currents in the input and output capacitors.

**Case 2** Dynamic response to a step increase in load from 1.58kW to 3.66kW.

**Case 3** Dynamic response to a step decrease in load from 3.66kW to 1.58kW.

Fig. 5 shows the simulated response of the proposed converter under all three operating cases. Fig. 5(a) shows that the converter output voltage $V_{dc}$ closely follows its 400V dc reference, with minimum latency and over/undershoot, as the load changes. Fig. 5(b) shows the input current during the transition from Case 1 to Case 2, and demonstrates that it remains sinusoidal with near unity power factor. Fig. 5(c) shows the dc output power response as the load varies during transitions between the three operating cases, and demonstrates that the control action is effective.
VI. EXPERIMENTAL RESULTS

Open- and closed-loop performance of the buck-boost converter of Fig. 1(a) is demonstrated experimentally. The results from the open-loop tests are used to validate the mathematical relationships presented in Section II, without any interference from the control system. The closed-loop tests are used to illustrate converter performance when operated in grid mode, where it must comply with strict grid code requirements.

a. Open-Loop Performance

The parameters used in the experimental validation are specified in Table 1. The open-loop operating scenario consists of five different stages to demonstrate converter operation in both buck and boost modes. In Stage 1, the duty cycle $\delta$ is ramped from 0 to 0.25 and then maintained constant for 0.75s. In Stage 2, $\delta$ is ramped from 0.25 to 0.5 and maintained constant for 0.75s. In Stage 3, $\delta$ is ramped to from 0.5 to 0.7 and maintained constant for 1s. In stages 4 and 5, $\delta$ is decreased at rates reflecting those in stages 2 and 1 respectively. Fig. 6(a) shows converter output voltage $V_{dc}$ during all five stages, which include both buck and boost operation. Fig. 6(b) shows the currents in the dc side inductor, $I_{Ldc}$, the load, $I_{L}$, the blocking diode, $I_{Dbd}$, and the switch, $I_{S}$, when $\delta=0.7$. It can be seen that $I_{Ldc}$ is equal to $I_{S}$ during the on period of switch $S$, and equal to $I_{Dbd}$ during the
off period of switch $S$. Fig. 6(c) shows the voltage stresses on the switch, $V_s$, on the dc side inductor, $V_{Ldc}$, and on the blocking diode, $V_{Dbd}$ when $\delta=0.7$.

It can be seen from Fig. 6(c) that the average dc side inductor voltage equals zero over one switching (or fundamental) period. Also, switch voltage $V_s$ is zero during the on period, and is equal to the sum of the dc side inductor voltage $V_{Ldc}$ and the supply voltage $v_s$ during the off period. Finally, the blocking diode voltage stress $V_{Dbd}$ is equal to the sum of the dc side inductor voltage $V_{Ldc}$ and the output voltage $V_{dc}$ during the on period, whilst it is zero during the off period. These results show that the voltage ratings of switch $S$ and blocking diode $D_{bd}$ must be sufficient to withstand voltage stresses related to the sum of the ac source and the dc output. In this experiment, blocking diode $D_{bd}$ is rated at 600V and 40A, whilst switch $S$ is rated at 1200V and 40A.

![Fig. 6](image)

**Fig. 6**: Experimental waveforms showing open-loop performance of proposed buck-boost converter, with $R_{dc}=172\Omega$.

### b. Closed-Loop Performance

A single-phase buck-boost converter, as shown in Fig. 1(a), is operated under closed-loop control to substantiate the simulation results presented in Section IV. The system parameters and operating conditions are the same as for the simulations. The results in Fig. 7 are obtained when the reference dc voltage is changed from 0 to 200V.
and reduced to zero after 14s (this is to demonstrate converter operation in boost and buck modes). Fig. 7(a) shows that dc output voltage $V_{dc}$ closely follows its defined reference (a first-order low-pass filter is used to slightly reduce the rate of rise of the reference dc voltage as a result of the step function). Observe that the dc voltage is maintained nearly constant as load varies. Fig. 7(b) shows a detailed view of the dc voltage across the load, and supply current and voltage during the steady state. It can be seen that the converter operates at unity power factor, with 4.47% THD. Fig. 7(c) shows supply current $i_s$ and voltage $v_s$, and dc voltage $V_{dc}$ during start-up. Observe that the input supply current is sinusoidal and remains in phase with the supply voltage as the dc link voltage increases. From Fig. 7(d) it can be observed that the output dc voltage experiences a small decrease during the load change, while the ac side waveforms remain sinusoidal, with unity power factor.

To demonstrate the power quality profile of the input current during buck and boost modes, Fig. 8 presents supply current and voltage, and dc output voltage during different dc link reference voltages $V_{dc}^*$. Fig. 8(a) to (d) show that the proposed buck boost converter is able to provide a high-quality sinusoidal supply current, with near unity power factor over a wide operating range.

To highlight the significance of the proposed buck-boost converter, a general comparison with similar converter topologies from the open literature [25, 26] is presented in Table 2.

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of Semiconductor Switches</td>
<td>low</td>
<td>moderately high</td>
<td>high</td>
</tr>
<tr>
<td>Number of Passive Elements</td>
<td>low</td>
<td>medium</td>
<td>high</td>
</tr>
<tr>
<td>AC Filter Requirements</td>
<td>L-C filter</td>
<td>L-C filter</td>
<td>not required</td>
</tr>
<tr>
<td>Output Voltage Control Region</td>
<td>full range including buck and boost mode</td>
<td>full range claimed but only boost operation is demonstrated</td>
<td>full range claimed but only buck operation is demonstrated</td>
</tr>
<tr>
<td>Soft Start-Up and Shutdown Capability</td>
<td>demonstrated in Fig.4(a), Fig.5(a), Fig.6(a) and Fig.7(a)</td>
<td>not mentioned</td>
<td>not mentioned</td>
</tr>
<tr>
<td>Power Factor Correction</td>
<td>near unity over the full operating range</td>
<td>near unity at high load and &lt;0.9 at low load (Fig. 9)</td>
<td>near unity at rated load</td>
</tr>
<tr>
<td>Switching Frequency</td>
<td>5kHz-10kHz</td>
<td>40kHz</td>
<td>100kHz</td>
</tr>
<tr>
<td>Applications</td>
<td>low power scalable to medium power applications</td>
<td>low power</td>
<td>low power</td>
</tr>
</tbody>
</table>

This paper is a postprint of a paper submitted to and accepted for publication in IET Power Electronics and is subject to Institution of Engineering and Technology Copyright.
Fig 7: Experimental waveforms showing closed-loop performance of proposed buck-boost converter, with P=320W.

(a) dc output voltage

(b) Steady-state supply current and voltage, $v_{dc}=200V$ and $R_{dc}=172\Omega$

(c) Supply current and voltage, and output dc voltage during start-up

(d) Supply current and voltage and output dc voltage during step increase in output voltage

Fig 8: Experimental waveforms showing closed-loop performance of proposed buck-boost converter at different dc voltage output reference with $R_{dc}=172\Omega$.

(a) Steady-state supply current and voltage
THD=2.88% at $V_{dc}=20V$

(b) Steady-state supply current and voltage
THD=2.08% at $V_{dc}=50V$

(c) Steady-state supply current and voltage
THD=3.6% at $V_{dc}=100V$

(d) Steady-state supply current and voltage
THD=4.09% at $V_{dc}=150V$
VII. CONCLUSION

The technical viability of a single-stage, single-phase, buck-boost converter operated as a PWM rectifier for a low-voltage general distribution system is investigated. Its operating principle is discussed in detail, and mathematical relationships describing its steady-state operation are presented. The control structures required to ensure sinusoidal input current and unity input power factor are discussed. Results obtained from PSCAD/EMTDC simulation and experimentation show that the proposed buck-boost converter is viable as a PWM rectifier, and as a front end for grid-connected current and voltage source converters.

VIII. REFERENCES
