A 192 x 128 Time Correlated SPAD Image Sensor in 40nm CMOS Technology

Robert K. Henderson, Senior Member, IEEE, Nick Johnston, Francesco Mattioli Della Rocca, Haochang Chen, David Day-Uei Li, Graham Hungerford, Richard Hirsch, David McLoskey, Philip Yip and David J.S. Birch

Abstract—A 192 x 128 pixel single photon avalanche diode (SPAD) time-resolved single photon counting (TCPSC) image sensor is implemented in STMicroelectronics 40nm CMOS technology. The 13 % fill-factor, 18.4 x 9.2 μm pixel contains a 33 ps resolution, 135 ns full-scale, 12-bit time to digital converter (TDC) with 0.9 LSB differential and 5.64 LSB integral nonlinearity (DNL/INL). The sensor achieves a mean 219 ps full-width half maximum (FWHM) impulse response function (IRF) and is operable at up to 18.6 kfps. Cylindrical microlenses with a concentration factor of 3.25 increase the fill-factor to 42 %. The median dark count rate (DCR) is 25 Hz at 1.5 V excess bias. Fluorescence lifetime imaging microscopy (FLIM) results are presented.

Index Terms— single photon avalanche diode, CMOS image sensor, fluorescence lifetime imaging microscopy, laser ranging.

I. INTRODUCTION

TCPSC is a photon-efficient, statistical sampling technique whereby photon arrival times are measured relative to a pulsed laser source and are recorded in a histogram over many repeated cycles. Key application areas are in time-of-flight (ToF) range-finding, fluorescence lifetime imaging microscopy, diffuse optical tomography (DOT) and various types of spectroscopy [1]. Conventional instrumentation to implement TCPSC involves photon-counting cards, discrete detectors such as photomultiplier tubes and desktop computers. This bulky and relatively expensive hardware has limited the approach to a few channels, MHz acquisition rates and imaging based on mechanical scanning. More recently CMOS manufacturing has permitted large arrays of SPAD detectors to be manufactured together with timing and signal processing electronics on a single chip.

The authors are grateful to STMicroelectronics for chip fabrication within the ENIAC POLIS project.

R. K. Henderson, Nick Johnston and Francesco Mattioli Della Rocca are with School of Engineering, University of Edinburgh, Kings Buildings, Mayfield Road, Edinburgh, EH9 3JL, UK (e-mail: Robert.Henderson@ed.ac.uk). Haochang Chen and David Day-Uei Li are with Centre for Biophotonics, Strathclyde Institute of Pharmacy & Biomedical Sciences, University of Strathclyde, Glasgow G4 0RE. Graham Hungerford, Richard Hirsch and David McLoskey are with HORIBA Jobin Yvon IBH Ltd., 133 Finnieston Street, Glasgow G3 8HB UK. Philip Yip and David J.S. Birch are with Photophysics Group, Department of Physics, SUPA, University of Strathclyde, Glasgow, G4 0NG, UK.

SPAD arrays together with parallel TCSPC have been the enabling factor in the first high volume quantum photonic consumer applications [2]. Large investment in LIDAR for autonomous vehicles is further propelling CMOS SPAD technology towards advanced nanometer nodes [3] with detector performance approaching that of custom devices.

A number of SPAD image sensors have been proposed permitting TCPSC data to be acquired in parallel from every pixel [4-8]. They provide new capabilities to capture images of light in flight, non-line-of-sight targets, objects through diffuse media, 2-photon FLIM, super-resolved single molecules and time-of-flight depth at various range scales [9-14]. Despite their excellent timing performance, these arrays suffer from low fill-factor (a few percent) or large pixel pitches (40-150 μm) limiting their sensitivity and spatial resolution. A number of recent SPAD image sensors resolve this tradeoff by using event driven dynamic allocation of TDCs either off focal-plane in frontside illumination or vertically stacked [15-16]. The per-SPAD TDC imager architecture is of interest to provide the maximum capacity to convert simultaneous photon arrivals within the same laser cycle such as occur in flash LIDAR on highly reflective targets.

In this paper, we present a SPAD-based TCSPC imager in 40nm CMOS technology with the smallest time to digital converter reported to date (9.2 μm x 9.2 μm). The 12-bit TDC achieves the finest timing resolution (tunable from 33 ps to 120 ps) of all reported TCPSC pixels at an energy efficiency figure of merit (FoM) of 34 fJ/conv and <1LSB DNL and <6LSB INL. The photon detection efficiency (PDE) of the array has been enhanced with cylindrical microlenses to

Fig. 1 TCSPC imager micrograph
provide a mean concentration factor of 3.25 and a 42% effective fill-factor. The sensor also has a very low median DCR of 25 Hz obtained at 1.5 V excess bias [3]. This combination of high sensitivity, low noise and precise timing resolution offers a transformative capability to low-light time-resolved wide-field microscopy. The maximal TDC full-scale range of 490 ns enables ToF laser ranging applications up to 73.5 m distance. Full characterisation results of the sensor are presented as well as FLIM images.

II. SENSOR DESIGN

A micrograph of the sensor is shown in Fig. 1. The 3.15 mm x 2.37 mm chip is integrated in STMicroelectronics 40 nm CMOS technology offering industrialised SPADs [3]. The sensor block diagram (Fig. 2) consists of addressing circuitry, 64 parallel to serial converters and a 192 x 128, 18.4 μm x 9.2 μm pixel array. A column pair wise SPAD well sharing layout strategy (Fig. 2 inset) is adopted to optimize fill-factor and allow future 3D stacking at a regular 9.2 μm pitch [17]. The sensor operates with greatest photon efficiency at a maximum frame rate of 18.6 kfps with laser repetition rates of around 2 MHz (assuming the conventional 1% pile-up limit).

![Fig. 2 Sensor block diagram](image)

A highly optimised version of the pixel architecture originally proposed in [4] has been implemented in order to attain a pitch compatible with scientific imaging or ToF applications and scalable to megapixel resolutions. This involves dispensing with any functions that are not necessary in the pixel and re-using hardware resources wherever possible. In particular, the d-type flip-flop found in the digital cell library has been optimized to remove redundant re-buffering of clock signals and outputs. This saves over 30% of the dominant area contributor to the pixel.

The circuits interfacing the SPAD to the TDC and photon counting functions are shown in Fig. 3. A single thick oxide NMOS biased with a global gate voltage $V_Q$ passively quenches the SPAD. SPAD pulses are level shifted to the 1.1 V digital $V_{dd}$ by a thick oxide inverter. All other circuits exploit the digital 40 nm transistors.

In TCSPC mode ($TCSPC=1$), a compact edge-sensitive trigger circuit generates an enable signal $S$ for the TDC by means of a pair of d-type flip-flops. The first flip-flop will latch a 1 on the rising edge of the first SPAD pulse falling within the exposure period and coincident with a high state of $WINDOW$ signal (time between $Rst$ pulses) starting the TDC. The second flip-flop resets $S$ to 0 on the next rising edge of the $STOP$ waveform provided that the TDC has been started. In this way, the $WINDOW$ signal achieves global electrical masking of photons events allowing suppression of ambient background in LIDAR applications or dark count events in FLIM. In particular, this reduces the likelihood that precious TDC resources are expended on photons likely to be uncorrelated with the laser excitation.

![Fig. 3 SPAD interface, gating and TDC control circuitry](image)

![Fig. 4 TDC core circuit](image)

![Fig. 5 Pixel circuit and readout](image)
In photon counting mode (TCSPC=0), another d-type flip-flop toggles on the rising edge of the SPAD pulse only if WINDOW is high generating the SPADWIN signal. This signal also acts as the least significant bit of the photon count. In this mode, the WINDOW signal provides a global electrical masking on light intensity. This allow either global shutter imaging with zero parasitic light sensitivity or single photon synchronous detection (SPSD) operation [18] when operated over a number of frames and quadrature WINDOW gates.

Fig. 4 shows the TDC circuit which consists of a 4-stage pseudo-differential gated ring oscillator, level shifting and coupling stages [4]. The ring oscillator core is supplied from a separate power rail V_{ddro} to allow global external tuning of the TDC resolution. The separate V_{ddro} power rail also minimises coupling of this critical high frequency timing reference to unrelated activity of other digital functions on the chip such as row addressing and readout.

Setting signal R high resets the TDC to an initial condition. The rising edge of signal S starts the ring oscillator that operates over a range 2-4 GHz depending on the V_{ddro} setting. At the instant the signal S falls the nodes \(T_{1.0}\) and \(T_{3.0}\) regenerate to memorize the internal state of the oscillator. The state of these internal nodes is used to provide the three least significant bits (LSBs) of the TDC by a decoding operation performed in software. Three balanced dynamic comparators act to level shift the states of \(T_{3.0}\) from \(V_{ddro}\) to \(V_{dd}\) whilst reducing the loading on the loop to only two floating NMOS transistors. A cross-coupled level shifter couples \(T_{3}\) and \(T_{1}\) to the first stage of a ripple counter and resolves potential metastability issues when \(S\) falls at the same instant as a positive transition on \(T_{1}\).

The main pixel schematic is shown in Fig. 5. An 8-bit ripple counter is multiplexed either to act as a photon counter or to count oscillator periods to extend the dynamic range of the TDC. In TCSPC mode, a dedicated high-speed toggle flip-flop immediately divides the ring oscillator frequency to allow this high-speed signal to pass the multiplexer. Thus, the coarse LSB in TCSPC mode \((C_0)\) and the LSB in photon counting mode \((SPADWIN)\) are derived from two different flip-flops. Tri-state inverters controlled by a row read signal drive the 14-bit state of the pixel onto a column output bus under control of the row addressing circuit.

**B. TDC Calibration**

It is well known that gated ring-oscillator TDC resolution is strongly influenced by power supply voltage and temperature. Fig. 10 shows that variation of the \(V_{ddro}\) power supply from 0.7 V to 1.2 V changes the TDC resolution from 112 ps to 33 ps. In addition, a standard deviation of around 1% in the LSB has been determined across a single column. The wide TDC resolution tuning range is a useful feature to extend the dynamic range of the sensor for different fluorescence lifetimes or ToF distances. However, it also represents an uncertainty of the achieved time resolution in the case of unknown process, voltage and temperature variations affecting the ring oscillator. A column of pixels on the right side of the imager continuously measures full-periods of the \(STOP\) clock to allow off-chip digital PVT compensation of every frame on the fly.

These particular pixels, henceforth known as calibration pixels, occupy alternating rows of the right-most column of the pixel array, for 96 calibration pixels. When enabled, the TDC data from the calibration column is read-out of the chip in place of the last four right-most ordinary pixel columns. The TDC in the test pixels differs from the imaging pixels by having the \(STOP\) clock connected in place of the SPAD anode in the imaging pixels. The TDC is started by the rising edge of the \(STOP\) clock and stopped by the rising edge of the subsequent \(STOP\) cycle, thus timing the period of the \(STOP\) clock.

**C. Sensor Operation**

Two exposure modalities are possible; high temporal aperture ratio (TAR) rolling or parasitic light insensitive global shutter. In the former, pixels are read and reset using a rolling shutter scheme with minimal motion artefacts due the high frame rates. A token-passing row shift register reads pairs of rows of the pixel array from the central rows outwards in a rolling cycle and operates continuously at up to 18.6 kfps. An arbitrary pattern of rows can be read-out at a faster frame rate upon identification of regions of interest. At any time only the currently two addressed rows of the pixel array are not in integration achieving a TAR of 99% that is essential for low light imaging applications.

In global shutter mode, the WINDOW signal is used to enable TCSPC or photon counting within arbitrary frame durations. In TCSPC mode (Fig. 6) a laser is pulsed in synchrony with the \(STOP\) pulse distributed to the whole array via a clock tree. The TDC will only start up if the rising edge of the SPAD pulse is contained in the WINDOW high period. Only the first such photon will be captured within an exposure period. In photon-counting mode, photons will be integrated precisely within the WINDOW high period which allows exposure times to be set from nanoseconds to seconds time scales.

![Fig. 6 Sensor operation in TCSPC mode](image-url)
III. SENSOR CHARACTERIZATION

The TDC INL and DNL are measured using a code density test with ambient light providing a random input to populate a histogram with over 300 k photon time stamps. The DNL/INL plot of a typical pixel is shown in Fig. 7 with the TDC operating at nominal $V_{ddro}=1.1$ V over 140 ns (92.5% of full-scale at this voltage).

The IRF of a typical pixel is measured using a Hamamatsu PLP-10 685 nm laser diode in Fig. 8. The SPAD is biased at 1.5 V excess bias and a typical jitter characteristic with a diffusion tail [3] and FWHM/100 of around 1 ns is observed.

A map of IRFs of the full-pixel array is shown in Fig. 9 with IRF of hot pixels set to 0 and removed from calculations. The mean jitter is 219 ps with a variance of 26.7 ps. This is close to the native jitter of the SPAD of 170 ps [3] suggesting around 138 ps is due to FPGA (master), laser and TDC.

The TDC resolution as a function of ring oscillator supply voltage $V_{ddro}$ is measured using the calibration column. The results reported in the graph in Fig. 10 show a TDC resolution varying from 33 ps to 112 ps when varying $V_{ddro}$ from 1.2 V to 0.7 V.

The TDC data reported by the calibration column is used to calibrate off-chip the TDCs of the imaging pixels. To test the TDC calibration of the pixels in response to ring oscillator supply voltage variation, the IRF of a Hamamatsu PLP-10 654 nm laser diode is measured at different $V_{ddro}$ values from 1.2 V to 0.75 V in steps of 100 mV. The uncalibrated TDC data shows a shift in the IRF across the histogram bins in Fig. 11 consistent with the varying TDC resolution across the voltage values. A Hamamatsu C10196 Picosecond Light Pulser is used to drive the laser and provide a 10 MHz STOP clock to the sensor. The calibration pixels output the TDC data corresponding to the measurement of the STOP clock period. This is used together with knowledge of the STOP clock frequency to calculate the TDC LSB resolution. The TDC resolution computed by the calibration columns for each voltage step allows correcting for the voltage-dependent time shift in the IRF. By multiplying the imaging pixel TDC data by the reported resolution of the calibration pixels the IRF are shown to align in Fig. 12. Fig. 13 shows the centroid of the pixel IRF before and after applying the TDC calibration to the collected TCSPC data. Though not demonstrated here the same calibration can be extended to correct for process and temperature-dependent variations in the TDC resolution.
Fig. 11 IRFs of a single pixel for different $V_{ddro}$ values from 0.75 V to 1.2 V showing shift due to varying TDC resolution.

Fig. 12 IRFs of a single pixel for different $V_{ddro}$ values from 0.75 V to 1.2 V after applying TDC calibration correction to account for changing TDC resolution. IRFs now overlap.

Fig. 13 IRF centroid of a single pixel for different $V_{ddro}$ values from 0.75 V to 1.2 V before and after applying TDC calibration.

TDC calibration measurements show a standard deviation 0.087 ps in the measurement of the TDC LSB resolution on a single calibration pixel for $V_{ddro}$ set to 1.1 V as shown by Fig. 14. Fig. 15 shows the distribution of measurements of the TDC resolution from the entire calibration column (96 pixels). The standard deviation in the measured TDC resolution when sampling the whole calibration column increases to 0.401 ps, 1% of the resolution of the TDC LSB.

Measurement of the power consumption of the sensor on each of the chip supplies as a function of the incident illumination is shown in Fig. 16. As expected the power consumption of such an array is proportional to light level. The low duty cycle operation of the TDCs shows a negligible power consumption of the ring oscillators. The dominant contributors being 90mW for the SPADs and 3mW I/O power.

Cylindrical microlenses have been implemented on a per-die basis [19] achieving a mean concentration factor of 3.25 (Fig. 17) and an effective fill factor of 42%. These microlenses focus light onto a pair of SPADs between a column of two TDCs as shown in Fig. 18. Some light is lost in the n-well isolation region between the two shared-well SPAD rows.

Fig. 14 Single calibration pixel TDC resolution for $V_{ddro}$ =1.1 V.
IV. FLUORESCENCE LIFETIME IMAGING

In order to demonstrate wide field FLIM, onion cells stained with the dye DASPMI [20] were studied on a microscope set up using a HORIBA Scientific DeltaDiode DD-485L laser as the excitation source. The SPAD array was packaged into a camera module referred to as QuantICam and integrated into commercial FLIM software and mounted on a simple microscope demonstration system. The HORIBA Scientific EzTime Image software enables a “region of interest” to be selected in the photon counting intensity image (see Fig. 19a, where the red box indicates the region selected). TCSPC data were just collected from pixels in the region of interest. This showed an area including the cell walls. The lifetime data were analyzed globally using the EzTime software as the sum of two exponentials and lifetimes of 1.58 ns and 2.55 ns were obtained. Maps showing the average lifetime (Fig. 19b) and the normalized pre-exponential components for each of the lifetimes are given in Fig 19c,d. This shows that the longer-lived decay component is predominately associated with the cell wall and provides a contrast to the cell interior.

Widefield FLIM acquisition with Quanticam is compared against scanning FLIM using a modified HORIBA Scientific DynaMyc with FiPho timing electronics, DeltaDiode laser excitation and HPPD-720 detection. In both cases data were collected and analysed using EzTime Image software. Although, theoretically the QuantICam’s parallel data acquisition can collect images 24,576 times faster a “real world” measurement on a sample to the same precision 225 million photon events and a similar peak count was made using a sample of Convallaria. The outcome of these measurements is shown in Fig 20. The time to collect the data with the scanning system was ~ 16 minutes, while the equivalent measurement using the Quanticam on a simple microscope demonstrator took 15 seconds. Thus even on a very simple set up the Quanticam can collect data orders of magnitude faster than a conventional scanning system.

To further investigate the potential for fast-FLIM acquisition a test was performed taking into account the report that >185 photon events are required for a basic analysis of TCSPC data [20]. Measurements with different data acquisition times were taken on the convallaria sample and the images accessed to check that sufficient pixels contained over 200 photon events in order to facilitate data analysis. Fig 21 shows the image quality obtained with a data acquisition time of 100 ms.

Fig. 20. Comparison of both intensity and average fluorescence lifetime data taken with a scanning microscope and the Quanticam. The precision was ~225M photon events and the scan required 16m to acquire compared to 15s for the Quanticam.

Fig. 21. (a) TCSPC intensity image acquired in 100 ms, (b) average lifetime just calculated in pixels with >200 photon events, (c) and (d) normalized pre-exponential images for the lifetime components (0.39ns and 2.52ns) obtained from a 2 exponential global analysis of the image. (e) histogram from a single pixel.
Table I shows a comparison of Quanticam with other SPAD imagers with per-pixel TDC. Our device is integrated in the most advanced CMOS technology node resulting in the smallest TDC and pixel pitch while at the same time providing the highest fill-factor after microlensing. The technology node also makes it possible to achieve a finer time resolution at a comparable energy efficiency figure of merit to other sensors. The 12-bit dynamic range has been chosen to allow the TDC to cover practical time ranges for common organic fluorescent dyes as well as outdoor time of flight ranges. The low dark count rate of 25 Hz at 1.5 V excess bias is at a practical level for microscopy and could readily be improved by cooling. The percentage of hot pixels is considerably higher than other solid-state low light imaging technologies for microscopy and still represents an impediment to the use of SPAD imagers in these applications. Average power consumption of the sensor is extremely low as the TDCs are only active at a low duty cycle (typically <0.1%). On the other hand, the peak power consumption of such a GRO based architecture is potentially very high (Watts) in the case that all the TDCs become active in the same instant. Such a scenario which occurs if the laser is directly incident on the sensor is however not a relevant microscopy use-case.

* FoM= peak power x precision **Estimated based on total core power

Table I. Comparison of SPAD imagers with per-pixel TDC

<table>
<thead>
<tr>
<th>Parameter</th>
<th>This Work</th>
<th>[7]</th>
<th>[6]</th>
<th>[4]</th>
<th>[5]</th>
</tr>
</thead>
<tbody>
<tr>
<td>Process</td>
<td>40 nm</td>
<td>150 nm</td>
<td>350 nm</td>
<td>130 nm</td>
<td>180 nm</td>
</tr>
<tr>
<td>Pixel</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Pixel pitch (µm)</td>
<td>18.4 (x) 9.2 (y)</td>
<td>44.64</td>
<td>150</td>
<td>50</td>
<td>64</td>
</tr>
<tr>
<td>SPAD dia. (µm)</td>
<td>5.4</td>
<td>19.8</td>
<td>30</td>
<td>6</td>
<td>12</td>
</tr>
<tr>
<td>Fill factor (%)</td>
<td>13 (42)</td>
<td>19.48</td>
<td>3.14</td>
<td>1.2</td>
<td>27</td>
</tr>
<tr>
<td>Median DCR (Hz/V)eb (V)</td>
<td>25/1.5</td>
<td>600/3</td>
<td>12/6</td>
<td>50/0.73</td>
<td>42000/1</td>
</tr>
<tr>
<td>TDC</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Area (µm²)</td>
<td>84.6</td>
<td>402.7</td>
<td>21793</td>
<td>2244</td>
<td>812</td>
</tr>
<tr>
<td>Range (ns)</td>
<td>135–491</td>
<td>53</td>
<td>360</td>
<td>55</td>
<td>297</td>
</tr>
<tr>
<td>Resolution (ps)</td>
<td>33–120</td>
<td>204.5</td>
<td>350</td>
<td>55</td>
<td>145</td>
</tr>
<tr>
<td>Depth (bit)</td>
<td>12</td>
<td>8</td>
<td>10</td>
<td>10</td>
<td>11</td>
</tr>
<tr>
<td>DLL (LSB)</td>
<td>0.9</td>
<td>1.5</td>
<td>0.04</td>
<td>0.6</td>
<td>0.55</td>
</tr>
<tr>
<td>INL (LSB)</td>
<td>3.64</td>
<td>2.19</td>
<td>0.20</td>
<td>4</td>
<td>3</td>
</tr>
<tr>
<td>Precision (ps)</td>
<td>208</td>
<td>205</td>
<td>254</td>
<td>170</td>
<td>435</td>
</tr>
<tr>
<td>FoM (pic/sample)</td>
<td>0.034</td>
<td>0.12</td>
<td>0.088</td>
<td>0.034</td>
<td>0.67</td>
</tr>
<tr>
<td>Chip</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Array size</td>
<td>192x128</td>
<td>32x32</td>
<td>32x32</td>
<td>160x128</td>
<td>64x64</td>
</tr>
<tr>
<td>Chip size (mm)</td>
<td>3.2x2.4</td>
<td>1.7x1.9</td>
<td>9x9</td>
<td>11x12.3</td>
<td>5x5</td>
</tr>
<tr>
<td>Frame rate (fps)</td>
<td>18.6k</td>
<td>80k</td>
<td>100k</td>
<td>50k</td>
<td>5k</td>
</tr>
<tr>
<td>Power (mW)</td>
<td>1/30</td>
<td>11.1</td>
<td>400/25</td>
<td>500</td>
<td>2.7</td>
</tr>
</tbody>
</table>

V. CONCLUSION

Advanced nanometer CMOS nodes provide TDC pixels with practical pitch and fill-factor for high-resolution imaging. The sensor enables parallel TCSPC and multi-exponential FLIM at two orders of magnitude faster acquisition rates than scanning systems. Enhanced PDE and low DCR offer competitive imaging performance with widefield microscopy cameras at far superior time resolution.

ACKNOWLEDGMENT

We thank T. Al Abbas and R. Walker for assistance in SPAD layout and chip finishing as well as F. Zanella at CSEM, Muttenz, Switzerland for micro lens design.

REFERENCES


https://mc.manuscriptcentral.com/jssc-ieee
Author biographies will be provided prior to publication.
The attached journal paper manuscript is derived from the original ESSCIRC 2018 conference paper. Around 2 pages of additional material has been added related to sensor calibration and more extensive FLIM results.
A 192 x 128 Time Correlated Single Photon Counting Imager in 40nm CMOS Technology

Robert K. Henderson1, Nick Johnston1, Haochang Chen2, David Day-Uei Li2, Graham Hungerford3, Richard Hirsch3, David McLoskey3, Philip Yip3,4 and David J.S. Birch3,4

1 - School of Engineering, University of Edinburgh, Kings Buildings, Mayfield Road, Edinburgh, EH9 3JL, UK
2 - Centre for Biophotonics, Strathclyde Institute of Pharmacy & Biomedical Sciences, University of Strathclyde, Glasgow G4 0RE
3 - HORIBA Jobin Yvon IBH Ltd., 133 Finnieston Street, Glasgow G3 8HB UK
4 - Photophysics Group, Department of Physics, SUPA, University of Strathclyde, Glasgow, G4 0NG, UK

Email: Robert.Henderson@ed.ac.uk

Abstract—A 192 x 128 pixel single photon avalanche diode (SPAD) time-resolved single photon counting (TCPSC) image sensor is implemented in STMicroelectronics 40nm CMOS technology. The 13 % fill-factor, 18.4 x 9.2 μm pixel contains a 33 ps resolution, 135 ns full-scale, 12-bit time to digital converter (TDC) with 0.9 LSB differential and 5.64 LSB integral nonlinearity (DNL/INL). The sensor achieves a mean 219 ps full-width half maximum (FWHM) impulse response function (IRF) and is operable at up to 18.6 kfps. Cylindrical microlenses with a concentration factor of 3.25 increase the fill-factor to 42 %. The median dark count rate (DCR) is 25 Hz at 1.5 V excess bias. Fluorescence lifetime imaging (FLIM) results are presented.

I. INTRODUCTION

TCPSC is a photon-efficient, statistical sampling technique whereby photon arrival times are measured relative to a pulsed laser source and are recorded in a histogram over many repeated cycles. Key application areas are in time-of-flight (ToF) range-finding, fluorescence lifetime imaging microscopy, diffuse optical tomography (DOT) and various types of spectroscopy [1]. Conventional instrumentation to implement TCPSC involves photon counting cards, discrete detectors such as photomultiplier tubes and desktop computers. This bulky and relatively expensive hardware has limited the approach to a few channels, MHz acquisition rates and imaging based on mechanical scanning. More recently CMOS manufacturing has permitted large areas of SPAD detectors to be manufactured together with timing and signal processing electronics on a single chip. SPAD arrays together with parallel TCPSC have been the enabling factor in the first high volume quantum photonic consumer applications [2]. Large investment in LIDAR for autonomous vehicles is further propelling CMOS SPAD technology towards advanced nanometer nodes [3] with detector performance approaching that of custom devices.

A number of SPAD image sensors have been proposed permitting TCPSC data to be acquired in parallel from every pixel [4-7]. They have provided new capabilities to the light in flight, non-line-of-sight, diffuse media, 2-photon fluorescence lifetime, super-resolution and automotive range imaging [4-7]. Despite their excellent timing performance, these arrays suffer from low fill-factor (a few percent) or large pixel pitches (40-150 μm) limiting their sensitivity and spatial resolution.

This work was funded by the Engineering and Physical Sciences Research Council (EPSRC) Quantum Hub in Quantum Enhanced Imaging (EP/M01326X/1).

Fig. 1 TCSPC imager micrograph

In this paper, we present a SPAD-based TCPSC imager in 40nm CMOS technology with the smallest time to digital converter reported to date (9.2 μm x 9.2 μm). The 12-bit TDC achieves the finest timing resolution (tunable from 33 ps to 120 ps) of all reported TCPSC pixels at an energy efficiency figure of merit (FoM) of 34 fJ/conv and <1LSB DNL and <6LSB INL. The photon detection efficiency (PDE) of the array has been enhanced with cylindrical microlenses to provide a mean concentration factor of 3.25 and a 42% effective fill-factor. The sensor also has a very low median DCR of 25 Hz obtained at 1.5 V excess bias [3]. This combination of high sensitivity, low noise and precise timing resolution offers a transformative capability to low-light time-resolved wide-field microscopy. ToF laser ranging applications up to 73.5m distance are enabled by the maximal TDC full-scale range of 490 ns. Full characterisation results of the sensor are presented as well as FLIM images.

II. SENSOR DESIGN

A micrograph of the sensor is shown in Fig. 1. The 3.15 mm x 2.37 mm chip is integrated in STMicroelectronics 40 nm CMOS technology offering industrialised SPADs [3]. The sensor block diagram (Fig. 2) consists of addressing circuitry, 64 parallel to serial converters and a 192 x 128, 18.4 μm x 9.2 μm pixel array. A column pair-wise SPAD well sharing layout strategy (Fig. 2 inset) is adopted to optimise fill-factor and allow future 3D stacking at a regular 9.2 μm pitch [8]. The sensor operates with greatest photon efficiency at a maximum frame rate of 18.6 kfps with laser repetition rates of around 2 MHz (assuming the conventional 1% pile-up limit).
A. Circuit Architecture

A highly optimised version of the pixel architecture originally proposed in [4] has been implemented in order to attain a pitch compatible with scientific imaging or ToF applications and scalable to megapixel resolutions. The circuits interfacing the SPAD to the TDC and photon counting functions are shown in Fig. 3. The SPAD is passively quenched by a single thick oxide NMOS biased with a global gate voltage $V_Q$. SPAD pulses are level shifted to the 1.1V digital $V_{dd}$ by a thick oxide inverter. All other circuits exploit the digital 40 nm transistors. In TCSPC mode, a compact edge-sensitive trigger circuit generates an enable signal $S$ for the TDC by means of a pair of d-type flip-flops. The first flip flop will latch a 1 on the rising edge of the first SPAD pulse falling within the exposure period and coincident with a high state of $\text{WINDOW}$ (time between $Rst$ pulses) starting the TDC. The second flip-flop resets $S$ to 0 on the next rising edge of the $\text{STOP}$ waveform provided that the TDC has been started. In photon counting mode, another d-type flip-flop toggles on the rising edge of the SPAD pulse only if $\text{WINDOW}$ is high generating the $\text{SPADWIN}$ signal. This signal acts as the least significant bit of the photon count. The $\text{WINDOW}$ signal thus provides an electrical masking signal to both TCSPC and photon counting modes to allow fine global exposure control.

Fig. 4 shows the TDC circuit consisting of a 4-stage pseudo-differential gated ring oscillator and level shifting and coupling stages. The ring oscillator core is supplied from a separate power rail $V_{ddro}$ to allow tuning of the TDC resolution and to minimise power supply coupling to other digital functions on the chip. Setting signal $R$ high resets the TDC to an initial condition. The rising edge of signal $S$ starts the ring oscillator which operates over a range 2-4 GHz depending on the $V_{ddro}$ setting. At the instant the signal $S$ falls the nodes $T3:0$ and $\text{̅}T3:0$ regenerate to memorise the internal state of the oscillator. The state of these internal nodes is used to provide the three least significant bits (LSBs) of the TDC. Three balanced dynamic comparators act to level shift the states of $T2:0$ from $V_{ddro}$ to $V_{dd}$ whilst reducing the loading on the loop to only two floating NMOS transistors. A cross-coupled level shifter couples $T3$ and $\text{̅}T3$ to the first stage of a ripple counter and resolves potential metastability issues when $S$ falls at the same instant as a positive transition on $T3$.

The main pixel schematic is shown in Fig. 5. An 8-bit ripple counter is multiplexed to act either as a photon counter or to count oscillator periods to extend the dynamic range of the TDC. In TCSPC mode a dedicated high speed toggle flip-flop immediately divides the ring oscillator frequency to allow this high speed signal to pass the multiplexer. Thus the coarse LSB in TCSPC mode ($C_0$) and the LSB in photon counting mode ($\text{SPADWIN}$) are derived from two different flip-flops. Tri-state inverters controlled by a row read signal drive the 14-bit state of the pixel onto a column output bus under control of the row addressing circuit.

B. Sensor Operation

Pixels are read and reset in a rolling fashion. The time between resets is the reciprocal of the frame rate (around 54 $\mu$s). In TCSPC mode (Fig. 6) a laser is pulsed in synchronisation with a $\text{STOP}$ pulse distributed to the whole
array via a clock tree. The \textit{WINDOW} signal may be used to enable the TDC during short sub-periods of the laser cycle or to achieve a global shutter function. The TDC will only start up if the rising edge of the SPAD pulse is contained in the \textit{WINDOW} high period. Only the first such photon will be captured within an exposure period (period between rolling pixel resets).

Fig. 6 Sensor operation in TCSPC mode

A token-passing row shift register reads pairs of rows of the pixel array from the central rows outwards in a rolling cycle and operates continuously at up to 18.6 kfps. An arbitrary pattern of rows can be read-out at a faster frame rate upon identification of regions of interest. At any time only the currently two addressed rows of the pixel array are \textit{not} in integration achieving a temporal aperture ratio (TAR) of 99%. Banks of 32 parallel to serial converters at the top and bottom of the array each convert 4 columns of 14-bit data into a 56 bit serial sequence to 64 I/O pads at a maximum rate of 100 MHz.

III. MEASUREMENT RESULTS

Fig. 7 Typical TDC INL and DNL plots over 140 ns

The TDC INL and DNL are measured using a code density test with ambient light providing a random input to populate a histogram with over 300 k photon time stamps. The DNL/INL plot of a typical pixel is shown in Fig. 7 with the TDC operating at nominal $V_{ddro}=1.1$ V over 140 ns (92.5\% of full-scale at this voltage).

The IRF of a typical pixel is measured using a Hamamatsu PLP-10 685 nm laser diode in Fig. 8. The SPAD is biased at 1.5 V excess bias and a typical jitter characteristic with a diffusion tail [3] and FWHM/100 of around 1 ns is observed.

Fig. 8 Typical IRF of a single pixel

A map of IRFs of the full-pixel array is shown in Fig. 9 with IRF of hot pixels set to 0 and removed from calculations. The mean jitter is 219 ps with a variance of 26.7 ps. This is close to the native jitter of the SPAD of 170 ps [3] suggesting around 138 ps is due to FPGA (master), laser and TDC.

Gated ring-oscillator TDC resolution is strongly influenced by power supply voltage and temperature. Fig. 10 shows that the TDC resolution can be tuned from 120 ps to 33 ps by varying the $V_{ddro}$ power supply from 0.7 V to 1.2 V. A standard deviation of around 1\% in the LSB has been determined across a single column. The wide TDC resolution tuning range is useful to extend the dynamic range of the sensor for different fluorescence lifetimes or ToF distances. Two columns of pixels on the left and right side of the imager continuously measure full-periods of the \textit{STOP} clock to allow off-chip digital PVT compensation of every frame on the fly.

Fig. 9 IRF FWHM map of entire array

Fig. 10 TDC resolution vs power supply voltage
Cylindrical microlenses have been implemented on a per-die basis [10] achieving a mean concentration factor of 3.25 (Fig. 11) and an effective fill factor of 42%.

In order to demonstrate widefield multi-exponential FLIM, onion cells stained with the dye DASPMI [9] were studied on a microscope set up using a HORIBA Scientific DeltaDiode DD-485L laser as the excitation source. The lifetime data were analysed globally in a region of interest (Fig. 12a) using Horiba EzTime software. Two exponentials with lifetimes of 1.58 ns and 2.55 ns were obtained. Maps showing the average lifetime (Fig. 12b) and the normalised pre-exponentials for each of the lifetimes are given in Fig. 12c,d. This shows that the longer-lived decay component is predominately associated with the cell wall and provides a contrast to the cell interior.

IV. CONCLUSIONS

Advanced nanometer CMOS nodes provide TDC pixels with practical pitch and fill-factor for high resolution imaging. The sensor enables fully parallel TCSPC and multi-exponential FLIM at two orders of magnitude faster acquisition rates than scanning systems. Enhanced PDE and low DCR offer competitive imaging performance with acquisition rates than scanning systems. Enhanced PDE and exponential FLIM at two orders of magnitude faster than current scanning systems.

ACKNOWLEDGMENTS

The authors are grateful to STMicroelectronics for chip finishing as well as F. Zanella at CSEM, Muttenz, Switzerland for microlens design.

REFERENCES


Table 1: Comparison of SPAD imagers with per-pixel TDC

<table>
<thead>
<tr>
<th>Parameter</th>
<th>This Work</th>
<th>[7]</th>
<th>[6]</th>
<th>[4]</th>
<th>[5]</th>
</tr>
</thead>
<tbody>
<tr>
<td>Process</td>
<td>40 nm</td>
<td>150 nm</td>
<td>350 nm</td>
<td>180 nm</td>
<td>180 nm</td>
</tr>
<tr>
<td>Pixel Size (μm)</td>
<td>1.58 x 2.55</td>
<td>1.58 x 2.55</td>
<td>1.58 x 2.55</td>
<td>1.58 x 2.55</td>
<td>1.58 x 2.55</td>
</tr>
<tr>
<td>SPAD dia. (μm)</td>
<td>5.4</td>
<td>19.8</td>
<td>30</td>
<td>6</td>
<td>12</td>
</tr>
<tr>
<td>Fill factor (%)</td>
<td>13(42)</td>
<td>19.48</td>
<td>3.14</td>
<td>1.2</td>
<td>2.7</td>
</tr>
<tr>
<td>Median DCR (Hz/VeV)</td>
<td>25/1.5</td>
<td>600/3</td>
<td>120/6</td>
<td>50/0.73</td>
<td>42000/1</td>
</tr>
<tr>
<td>TDC</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

For Review Only

https://mc.manuscriptcentral.com/jssc-ieee