Active current-limiting control to handle DC line fault of overhead DC grid

MENG Zhou¹, WANG Xiang¹, WENPING Zuo¹, WEIXING Lin², JINYU Wen¹

¹ State Key Laboratory of Advanced Electromagnetic Engineering and Technology (Huazhong University of Science and Technology), Wuhan 430074, Hubei Province, China
² TBEA China Xinjiang Sunoasis Co., Ltd, Urumqi 830011, Xinjiang Province, China

Abstract—To handle with the DC line faults in a DC grid, this paper proposed an active current-limiting controller for hybrid MMC. With this active current-limiting control strategy, the requirement of interruption current of DCCB will be significantly decreased, and the investment of DC grid will be reduced obviously. Firstly, the control architecture of active current-limiting controller is disclosed. To avoid the overvoltage of submodule capacitors during DC fault, a dynamic limiter for the reference value of the DC current controller is proposed. To decrease the peak of fault current, the feedforward controller of DC voltage put forward. The decoupling controllability of the AC/DC voltage of hybrid MMC is disclosed. The current-limiting mechanism of the active current-limiting controller is analysis. Then, the validity of the active current-limiting control strategy is verified by RTDS.

Index Terms—DC grid, DC fault, Hybrid MMC, Active current-limiting control.

I. INTRODUCTION

DC grid has a good application prospect in integration, transmission, and grid-connection of the large-scale wind power and photovoltaic. Due to the necessity for large-scale development and utilization of offshore wind power and photovoltaic, the technical requirements of DC grid using the overhead lines are more urgent [1]-[2]. Compared with the cable, the probability of short-circuit fault of the overhead line increases significantly.

At present, the methods to handle the fault of the overhead line in the DC grid are to isolate fault passively by high-speed and large-interruption capacity DC circuit breaker (DCCB) [3]-[5]. Once short-circuit fault on DC line, the fault current that is several times higher than rated current must be interrupted within 5ms [6]. However, it is challenging to develop a high-speed and large-interruption capacity DCCB to meet the above requirements. Whether it is a hybrid DCCB or a mechanical DCCB, its effectiveness and reliability still need to be verified by HVDC engineering. Crucially, even if the functionalities and performance of DCCBs meet the requirements, it is still very costly. The DC grid is uneconomic because of a large amount of DCCBs has been implemented, which make it challenging to popularize and application of DC grid.

Another way to handle the DC fault is to use the converter with fault blocking function[7]-[9], such as the hybrid MMC consisting of a half bridge sub-module (HBSM) and full bridge sub-module (FBSM) or clamp double sub-modules (CDSM). Once the fault occurs, all converters are blocked to isolate the fault current. The DC grid is isolated from the AC grid during the blocking of the converters, and the restart process of the DC grid is complicated, resulting in relatively long power recovery time, which may lead to the problem of stability of the AC system.

In terms of the protection methods for the DC lines fault, a non-unit fault protection principle based on the initial wave as well as the reflected waves to improve the protection sensitivity in high impedance faults is proposed in [13]. A new whole-line quick-action protection principle for HVDC transmission lines is presented in [14]. Besides, there are many protection methods for the DC lines fault are discovered in [15]-[17].

New approaches are urgently required to deal with the overhead line fault of the DC grid. Many current-limiting control strategies without blocking the converter are proposed in [10]-[12]. To ride through a pole-to-ground de fault without bringing de bias at the neutral point of the interface transformer, a pole-to-ground de fault ride through strategy is proposed in [11]. The proposed control scheme enables a monopole symmetrical hybrid MMC-HVDC system to behave like a bi-pole system, thus provides an attractive approach with high robustness and system availability for applications in future HVDC systems.

As for the hybrid MMC composed of the HBSM and FBSM, the advanced control strategy can be designed to achieve the purpose of active current-limiting of fault current during the DC fault, supplemented by the DCCB with slow interruption speed and low interruption capacity to clear the DC fault.

An active current-limiting control strategy to handle DC fault of overhead line in the DC grid is proposed in the paper. The decoupling controllability of the AC/DC voltage of hybrid MMC is disclosed. The current-limiting mechanism of the active current-limiting controller is analysis. The effectiveness and feasibility of the control strategy are verified by the RTDS.
II. THE DECOUPLING CONTROLLABILITY OF THE AC/DC VOLTAGE OF THE HYBRID MMC

The single-phase topology of hybrid MMC is shown in Fig. 1, and its arm bridge is composed of $N_p$ full bridge submodule (FBSM) and $N_h$ half bridge submodule (HBSSM) connected in series. To simplify the analysis, $N_p = N_h$ is taken in this paper. $R_0$ and $L_0$ are the equivalent inductance and equivalent resistance of bridge arm, respectively. The AC output voltage of the hybrid MMC is defined as:

$$v = M_{ac} \frac{V_{dc}}{2} \cos(\omega t + \theta)$$  \hspace{1cm} (1)

Where, $M_{ac}$ is the AC modulation ratio. $V_{dc}$ is rated DC voltage. $\theta$ is the phase difference between the AC output voltage of hybrid MMC and the voltage of Point of Common Coupling (PCC). The voltage across the $R_0$ and $L_0$ are ignored when the MMC operated in steady-state. Then the voltage across the upper bridge arms and the lower bridge arms, respectively, can be expressed as:

$$v_p = \frac{V_{dc}}{2} - v$$
$$v_n = \frac{V_{dc}}{2} + v$$  \hspace{1cm} (2)

Where, $V_{dc}$ is DC voltage. It is assumed that the number of inserted submodules of the upper and lower bridge arm at a specific moment is $N_p$ and $N_h$, respectively. And it is considered that the voltage sharing algorithm for the submodule capacitor is suitable, and the average voltage of all submodules capacitor is denoted as $V_{cavg}$. If the fluctuation of the submodule capacitor voltage is ignored (generally less than 5%), then the $V_{dc}$ can be obtained from (2),

$$V_{dc} = v_p + v_n = (N_p + N_h) V_{cavg}$$  \hspace{1cm} (3)

It can be seen from (3) that $V_{dc}$ can be adjusted by controlling $(N_p + N_h)$ when $V_{cavg}$ remains constant. $M_{dc}$ is defined as dc modulation ratio. The $V_{armdc}$ is defined as the dc component of the sum of the capacitance voltages of all sub-modules in the bridge arm unit, hereinafter referred to as bridge arm capacitance voltage, which represents the energy storage of the bridge arm unit. $V_{dc}$ is further expressed as:

$$V_{dc} = M_{dc} V_{armdc} = M_{dc} \left( N_{sm} V_{cavg} \right)$$

$$V_{armdc} = \frac{1}{6} \sum_{1 \leq A, B, C \leq N_p} \sum_{p=1}^{N_p} v_{cl,dc} \approx \frac{1}{6} \sum_{1 \leq A, B, C \leq N_p} \sum_{p=1}^{N_p} V_{cavg}$$  \hspace{1cm} (4)

Where, $N_{sm}$ is the number of submodules in the bridge arm. $V_{cl,dc}$ is the DC component of the voltage of submodule capacitor. When the number of HBSSM equals to the number of FBSM in the arm bridge, the range of dynamic adjustment for $M_{dc}$ is [-0.1, 1.0]. Therefore, the output range of $V_{armdc}$ is [-0.1V_{cavg}, V_{cavg}]. According to equation (4), if the $V_{armdc}$ is controlled to $V_{dc}$, the $V_{dc}$ is variable by adjusting the $M_{dc}$. Formula (1) can be further expressed as:

$$v = M_{ac} \frac{M_{dc} V_{armdc}}{2} \cos(\omega t + \theta)$$  \hspace{1cm} (5)

According to equation (4), when the $V_{armdc}$ is controlled around the $V_{dc}$, the output voltage $V_{dc}$ of the hybrid MMC is determined by $M_{dc}$. And the range of dynamic regulation of $M_{dc}$ depends on the number ratio between HBSSM and FBSM in the arm bridge. Mac determines AC output voltage $v$. Therefore, equations (4) and (5) represent the decoupling controllability of AC/DC output voltage of hybrid MMC.

![Fig. 2 Active current-limiting control](image-url)
III. ANALYSIS OF ACTIVE CURRENT-LIMITING CONTROL MECHANISM OF HYBRID MMC

For the single converter shown in Fig. 1, the line voltage $V_{\text{line}}$ drops to zero (only the metallic short circuit fault is considered in this paper) after the fault occurs. The control strategy of power station switches to the DC current control directly after the delay time of hundreds of microseconds. When DC fault is detected, the DC bus voltage, $V_{\text{dc}}$, of the converter will be damped to zero nonlinearly since the DC current controller. And the decay process of DC voltage typically remains from milliseconds to tens of milliseconds (depending on the time constant of DC current control loop). The converter will inject continuously the short-circuit current, $I_{\text{dc}}$, to the fault position before the $V_{\text{dc}}$ drops to zero. $I_{\text{dc}}$ reaches peaks when $V_{\text{dc}}$ equals $V_{\text{line}}$. Due to a large number of converter stations in the DC grid, high fault current will be detected in the fault line during the fault. It will increase significantly the interruption capacity of DCCB located in the faulted lines. If the electrical parameters in the fault loop remain constant, the faster the $V_{\text{dc}}$ decreases to zero, the lower the peak value of $I_{\text{dc}}$. Therefore, by adding the feedforward controller of $V_{\text{dc}}$ in DC current controller, the active current-limiting control, as shown in Fig. 2, can accelerate the attenuation rate of $V_{\text{dc}}$ and reduce the peak value of DC current in faulted line. And thereby reduce the requirement of interruption capacity of DCCB.

The DC current controller diagram can be obtained when the DC voltage feedforward controller is taken into account, as shown in Fig. 3. The s-domain expression of the DC current $I_{\text{dc}}$ is

$$ I_{\text{dc}}(s) = G_i(s)I_{\text{dcref}} - G_i(s)V_{\text{line}} + G_i(s)V_{\text{dc}} \quad (6) $$

$$ G_i(s) = \frac{\left(s k_p + k_i\right) V_{\text{armdN}} I_{\text{dcref}}}{s^2 L_I I_{\text{dcref}} + s \left(k_p V_{\text{armdN}} + R I_{\text{dcref}}\right) + k_i V_{\text{armdN}}} \quad (7) $$

$$ G_i(s) = \frac{s I_{\text{dcref}}}{s^2 L_I I_{\text{dcref}} + s \left(k_p V_{\text{armdN}} + R I_{\text{dcref}}\right) + k_i V_{\text{armdN}}} \quad (8) $$

$$ G_i(s) = \frac{s I_{\text{dcref}}}{s^2 L_I I_{\text{dcref}} + s \left(k_p V_{\text{armdN}} + R I_{\text{dcref}}\right) + k_i V_{\text{armdN}}} \quad (9) $$

where, $L_I = L_{\text{dc}} + 2 L_{\text{arm}/3}$, and $R_{\text{arm}} = R_{\text{dc}} + 2 R_{\text{arm}/3}$. $L_{\text{dc}}$ and $R_{\text{dc}}$ represent the total inductance and its equivalent resistance respectively, and $L_{\text{arm}}$ and $R_{\text{arm}}$ represent the arm bridge inductance and its equivalent resistance respectively. It can be seen from (6) that $I_{\text{dc}}$ actually consists of three parts: steady-state component ($G_i(s)I_{\text{dcref}}$), fault component ($-G_i(s)V_{\text{line}}$) and feedforward component ($G_i(s)V_{\text{dc}}$). After the DC fault, the $V_{\text{line}}$ decreases to zero, while the $V_{\text{dc}}$ decay nonlinearly to zero after the delay time of several ms. The $G_i(s)$ determines the operating state of the DC grid before DC fault. The $G_i(s)V_{\text{line}}$ is determined by the dynamic characteristics of $V_{\text{line}}$. The $V_{\text{dc}}$ and $V_{\text{line}}$ have similar attenuation characteristics after the fault. By comparison (8) and (9), it can be seen that the size of the fault component and feedforward component is relatively close if the feedforward coefficient of $K_{FF}$ is 0.95 and the difference of dynamic characteristics between $V_{\text{dc}}$ and $V_{\text{line}}$ is ignored. It can be considered that the feedforward component will offset part of the fault component, thus reducing the DC overcurrent peak after the fault.

Fig. 3 DC current control block with DC voltage feedforward controller

IV. SIMULATION VERIFICATION

To verify the performance of the active current limiting controller, a unipolar converter test system as shown in Fig. 4 is established. The arm of the hybrid MMC contains 95 HBSM and 95 FBSM. The length of the overhead line based on Frequency dependent model is 103km. The parameters of the simulation system are shown in Table 1. The hybrid MMC transfers 1.5GW DC power to the $V_{\text{dc}}$ in steady-state. The permanent pole to pole metallicity short-circuits fault that located in 103km from the DC bus is applied at the moment of 2s.

Fig. 4 Simulation system based on Hybrid MMC

<table>
<thead>
<tr>
<th>PARAMETERS FOR REAL TIME SIMULATION</th>
<th>rated value</th>
</tr>
</thead>
<tbody>
<tr>
<td>MMC rated capacity</td>
<td>1.5GW</td>
</tr>
<tr>
<td>Rated DC voltage ($V_{\text{dc}}$)</td>
<td>500kV</td>
</tr>
<tr>
<td>Rated voltage of AC system</td>
<td>230kV</td>
</tr>
<tr>
<td>transformer ratio</td>
<td>230kV/290kV</td>
</tr>
<tr>
<td>Bridge arm inductance</td>
<td>15mH</td>
</tr>
<tr>
<td>Submodule capacitance value</td>
<td>15μF</td>
</tr>
<tr>
<td>The number of FBSM for each arm</td>
<td>95</td>
</tr>
<tr>
<td>The number of HBSM for each arm</td>
<td>95</td>
</tr>
</tbody>
</table>

Fig. 5 (a) shows the reference value, $I_{\text{dcref}}$, and the actual value of DC current, $I_{\text{dcref}}$, during the DC fault. Once the DC fault is detected, the DC outer loop switches from DC power control mode to direct current control mode. After 0.5s, $I_{\text{dcref}}$ reduces from 1.0pu to 0. It can be seen that $I_{\text{dcref}}$ can track the target control curve of $I_{\text{dcref}}$, and the DC overcurrent is less than 25% during the current limiting control.

Fig. 5 (b) shows the upper and lower arm currents of phase A. After the DC fault, the DC power is reduced to zero. To maintain the balance of the active power of arm and prevent the overvoltage of the sub-module capacitor, the AC current controller will reduce the active current reference, thus reducing the active power absorbed by the converter from the AC system. Therefore, the base frequency component of the arm current will rapidly decrease to zero. Meanwhile, the DC component of the current of arm bridge decreases with the reduction of the
DC current. Fig. 5 (b) shows that it has almost no obvious overcurrent for the current of the arm during the DC fault.

(a) The actual value and reference value of DC current

(b) the current in upper and lower arm

Fig. 5 Dynamic characteristics of single converter during the fault

V. REAL-TIME SIMULATION VERIFICATION OF ACTIVE CURRENT-LIMITING CONTROL BASED ON RTDS

To verify the effectiveness of the active current-limiting control, a real-time simulation experiment platform based on RTDS is established of hybrid MMC-HVDC. RTDS is used to simulate the main circuit of the system. The pole control cabinet and the valve control cabinet are used to realize the pole control and the valve control algorithm. The man-machine interaction system is used to issue the control instructions, as well as to monitor the system operation condition and call operation data. Fig. 7 shows the schematic diagram of the main circuit of the system. Table 3 shows the parameters of the system. MMC1 controls DC power, MMC2 controls DC voltage. \( t=0.2s \), AC circuit breaker BRK is closed to simulate the permanent bipolar short-circuit fault. Fig. 8 shows the experiment results of MMC1 and MMC2.

<table>
<thead>
<tr>
<th>PARAMETERS FOR REAL TIME SIMULATION</th>
<th>rated value</th>
</tr>
</thead>
<tbody>
<tr>
<td>MMC rated capacity</td>
<td>10MW</td>
</tr>
<tr>
<td>Rated DC voltage (Vdcn)</td>
<td>±10kV</td>
</tr>
<tr>
<td>Rated voltage of AC system</td>
<td>10 kV</td>
</tr>
<tr>
<td>transformer ratio</td>
<td>10kV/10kV</td>
</tr>
<tr>
<td>Bridge arm inductance</td>
<td>12mH</td>
</tr>
<tr>
<td>Submodule capacitance value</td>
<td>3360μF</td>
</tr>
<tr>
<td>Delay time of controller</td>
<td>200us</td>
</tr>
<tr>
<td>Rated voltage of submodule capacitance</td>
<td>0.833 kV</td>
</tr>
<tr>
<td>DC limiting-current inductance</td>
<td>32.8mH</td>
</tr>
<tr>
<td>The number of FBSM for each arm</td>
<td>12</td>
</tr>
<tr>
<td>The number of HBSM for each arm</td>
<td>12</td>
</tr>
</tbody>
</table>

Fig. 6 The photo of real time simulation system.

When the pole controller and protection (PCP) of MMC1 detects the drops of DC voltage, the DC voltage feedforward controller reduces rapidly the dc voltage modulation ratio \( M_{dc} \), thus reducing the DC bus voltage \( (V_{dcp1}, V_{dcp2}) \) of MMC1 to adopt the external dc voltage \( (V_{dcp1}, V_{dcp2}) \).

It can be seen that the AC current \((I_{a1}, I_{b1}, I_{c1})\) at the valve side of the converter valve and the current of a-phase upper and lower bridge arms \((I_{a1}, I_{a0})\) had no obvious overcurrent after the fault. At the same time, the voltage of the sub-module capacitance has no obvious overvoltage, once the active current feedforward controller detects the drop of DC power \( P_{dcp} \), it will reduce the active current instruction \( I_{dcref} \), resulting in the reduction of the total active current instruction \( I_{dcref} \), thus reducing the active power absorbed by MMC1 from the ac system and reducing the capacitance overvoltage level of the sub-module.
As the delay of PCP (approximately 50μs) makes \( M_{dc} \) unable to respond to the change of external DC voltage in real time, the dc current \( (I_{dcp1}, l_{dcn}) \) appears a certain overcurrent, and its peak value is within 1.5pu. During the process of dc fault current \( (I_{dcp1}) \) rising to the peak and starting to decline, the dc bus voltage \( (V_{dcp1}) \) appears negative value due to the reversal of voltage direction at both ends of the current-limiting inductance \( L_{dc} \). \( V_{dcp1} \) gradually returns to zero after \( I_{dcp1} \) reaches steady state.

VI. CONCLUSIONS

An active current-limiting control strategy to handle DC fault of overhead line in the DC grid is proposed in the paper. By adding the feedforward controller of \( V_{dc} \) in DC current controller, the active current-limiting control can accelerate the attenuation rate of the DC voltage and reduce the peak value of DC current in the faulted line. And thereby reduce the requirement of interruption capacity of DCCB. The effectiveness and feasibility of the control strategy are verified by the RTDS.

VII. ACKNOWLEDGEMENTS

This work is sponsored by the National Key Research and Development Project (2018YFB0904602).

REFERENCES


